Alexandru Gagniuc | 7e86cd4 | 2015-10-06 10:33:49 -0700 | [diff] [blame] | 1 | config SOC_INTEL_APOLLOLAKE |
| 2 | bool |
| 3 | help |
| 4 | Intel Apollolake support |
| 5 | |
Hannah Williams | 3ff14a0 | 2017-05-05 16:30:22 -0700 | [diff] [blame] | 6 | config SOC_INTEL_GLK |
| 7 | bool |
| 8 | default n |
| 9 | select SOC_INTEL_APOLLOLAKE |
Pratik Prajapati | dc194e2 | 2017-08-29 14:27:07 -0700 | [diff] [blame] | 10 | select SOC_INTEL_COMMON_BLOCK_CPU_MPINIT |
| 11 | select SOC_INTEL_COMMON_BLOCK_SGX |
Ravi Sarawadi | 3669a06 | 2018-02-27 13:23:42 -0800 | [diff] [blame] | 12 | select SOC_INTEL_COMMON_BLOCK_GSPI_VERSION_2 |
Aaron Durbin | 82d0f91 | 2018-04-21 00:16:28 -0600 | [diff] [blame] | 13 | select IDT_IN_EVERY_STAGE |
Aaron Durbin | 5c9df70 | 2018-04-18 01:05:25 -0600 | [diff] [blame] | 14 | select PAGING_IN_CACHE_AS_RAM |
Hannah Williams | 3ff14a0 | 2017-05-05 16:30:22 -0700 | [diff] [blame] | 15 | help |
| 16 | Intel GLK support |
| 17 | |
Alexandru Gagniuc | 7e86cd4 | 2015-10-06 10:33:49 -0700 | [diff] [blame] | 18 | if SOC_INTEL_APOLLOLAKE |
| 19 | |
| 20 | config CPU_SPECIFIC_OPTIONS |
| 21 | def_bool y |
Aaron Durbin | ed35b7c | 2016-07-13 23:17:38 -0500 | [diff] [blame] | 22 | select ACPI_INTEL_HARDWARE_SLEEP_VALUES |
Nico Huber | 44c6cf6 | 2018-11-24 17:53:17 +0100 | [diff] [blame] | 23 | select ACPI_NO_PCAT_8259 |
Alexandru Gagniuc | 7e86cd4 | 2015-10-06 10:33:49 -0700 | [diff] [blame] | 24 | select ARCH_BOOTBLOCK_X86_32 |
| 25 | select ARCH_RAMSTAGE_X86_32 |
| 26 | select ARCH_ROMSTAGE_X86_32 |
| 27 | select ARCH_VERSTAGE_X86_32 |
Aaron Durbin | 7b2c781 | 2016-08-11 23:51:42 -0500 | [diff] [blame] | 28 | select BOOT_DEVICE_SPI_FLASH_RW_NOMMAP_EARLY if BOOT_DEVICE_SPI_FLASH |
Aaron Durbin | e8e118d | 2016-08-12 15:00:10 -0500 | [diff] [blame] | 29 | select BOOT_DEVICE_SUPPORTS_WRITES |
Alexandru Gagniuc | 7e86cd4 | 2015-10-06 10:33:49 -0700 | [diff] [blame] | 30 | # CPU specific options |
| 31 | select CPU_INTEL_FIRMWARE_INTERFACE_TABLE |
| 32 | select IOAPIC |
Subrata Banik | ccd8700 | 2017-03-08 17:55:26 +0530 | [diff] [blame] | 33 | select PCR_COMMON_IOSF_1_0 |
Alexandru Gagniuc | 7e86cd4 | 2015-10-06 10:33:49 -0700 | [diff] [blame] | 34 | select SMP |
| 35 | select SSE2 |
| 36 | select SUPPORT_CPU_UCODE_IN_CBFS |
Saurabh Satija | 734aa87 | 2016-06-21 14:22:16 -0700 | [diff] [blame] | 37 | # Audio options |
| 38 | select ACPI_NHLT |
| 39 | select SOC_INTEL_COMMON_NHLT |
Alexandru Gagniuc | 7e86cd4 | 2015-10-06 10:33:49 -0700 | [diff] [blame] | 40 | # Misc options |
Aaron Durbin | 934f433 | 2017-12-15 12:59:18 -0700 | [diff] [blame] | 41 | select CACHE_MRC_SETTINGS |
Ravi Sarawadi | a3d13fbd6 | 2017-04-25 19:30:58 -0700 | [diff] [blame] | 42 | select FSP_PLATFORM_MEMORY_SETTINGS_VERSIONS |
Duncan Laurie | d25dd99 | 2016-06-29 10:47:48 -0700 | [diff] [blame] | 43 | select GENERIC_GPIO_LIB |
Stefan Tauner | ef8b957 | 2018-09-06 00:34:28 +0200 | [diff] [blame] | 44 | select INTEL_DESCRIPTOR_MODE_CAPABLE |
Hannah Williams | d9c84ca | 2016-05-13 00:47:14 -0700 | [diff] [blame] | 45 | select HAVE_SMI_HANDLER |
Nico Huber | 52a9599 | 2020-04-03 22:47:36 +0200 | [diff] [blame] | 46 | select HAVE_INTEL_FSP_REPO if !SOC_INTEL_GLK |
Furquan Shaikh | ffb3a2d | 2016-10-24 15:28:23 -0700 | [diff] [blame] | 47 | select MRC_SETTINGS_PROTECT |
Aaron Durbin | 934f433 | 2017-12-15 12:59:18 -0700 | [diff] [blame] | 48 | select MRC_SETTINGS_VARIABLE_DATA |
Furquan Shaikh | 94b18a1 | 2016-05-04 23:25:16 -0700 | [diff] [blame] | 49 | select NO_XIP_EARLY_STAGES |
Alexandru Gagniuc | 7e86cd4 | 2015-10-06 10:33:49 -0700 | [diff] [blame] | 50 | select PARALLEL_MP |
Andrey Petrov | a697c19 | 2016-12-07 10:47:46 -0800 | [diff] [blame] | 51 | select PARALLEL_MP_AP_WORK |
Alexandru Gagniuc | 7e86cd4 | 2015-10-06 10:33:49 -0700 | [diff] [blame] | 52 | select PCIEXP_ASPM |
| 53 | select PCIEXP_COMMON_CLOCK |
| 54 | select PCIEXP_CLK_PM |
| 55 | select PCIEXP_L1_SUB_STATE |
Hannah Williams | 1177bf5 | 2017-12-13 12:44:26 -0800 | [diff] [blame] | 56 | select PMC_INVALID_READ_AFTER_WRITE |
Julien Viard de Galbert | 2912e8e | 2018-08-14 16:15:26 +0200 | [diff] [blame] | 57 | select PMC_GLOBAL_RESET_ENABLE_LOCK |
Alexandru Gagniuc | 7e86cd4 | 2015-10-06 10:33:49 -0700 | [diff] [blame] | 58 | select REG_SCRIPT |
Subrata Banik | 208587e | 2017-05-19 18:38:24 +0530 | [diff] [blame] | 59 | select SA_ENABLE_IMR |
Alexandru Gagniuc | 7e86cd4 | 2015-10-06 10:33:49 -0700 | [diff] [blame] | 60 | select SOC_INTEL_COMMON |
Shaunak Saha | 60b4618 | 2016-08-02 17:25:13 -0700 | [diff] [blame] | 61 | select SOC_INTEL_COMMON_ACPI_WAKE_SOURCE |
Subrata Banik | fc4c7d8 | 2017-03-03 18:23:59 +0530 | [diff] [blame] | 62 | select SOC_INTEL_COMMON_BLOCK |
Sumeet R Pawnikar | 2adb50d | 2020-05-09 15:37:09 +0530 | [diff] [blame] | 63 | select SOC_INTEL_COMMON_BLOCK_POWER_LIMIT |
Shaunak Saha | bd42780 | 2017-07-18 00:19:33 -0700 | [diff] [blame] | 64 | select SOC_INTEL_COMMON_BLOCK_ACPI |
Subrata Banik | c4986eb | 2018-05-09 14:55:09 +0530 | [diff] [blame] | 65 | select SOC_INTEL_COMMON_BLOCK_CHIP_CONFIG |
Barnali Sarkar | 66fe0c4 | 2017-05-23 18:17:14 +0530 | [diff] [blame] | 66 | select SOC_INTEL_COMMON_BLOCK_CPU |
Lijian Zhao | 44e2abf | 2017-10-30 14:27:52 -0700 | [diff] [blame] | 67 | select SOC_INTEL_COMMON_BLOCK_DSP |
Barnali Sarkar | e70142c | 2017-03-28 16:32:33 +0530 | [diff] [blame] | 68 | select SOC_INTEL_COMMON_BLOCK_FAST_SPI |
Hannah Williams | 12bed18 | 2017-05-26 20:31:15 -0700 | [diff] [blame] | 69 | select SOC_INTEL_COMMON_BLOCK_GPIO |
Furquan Shaikh | 2c36889 | 2018-10-18 16:22:37 -0700 | [diff] [blame] | 70 | select SOC_INTEL_COMMON_BLOCK_GPIO_DUAL_ROUTE_SUPPORT |
Aaron Durbin | aa2504a | 2017-07-14 16:53:49 -0600 | [diff] [blame] | 71 | select SOC_INTEL_COMMON_BLOCK_GPIO_MULTI_ACPI_DEVICES |
Hannah Williams | 12bed18 | 2017-05-26 20:31:15 -0700 | [diff] [blame] | 72 | select SOC_INTEL_COMMON_BLOCK_GPIO_ITSS_POL_CFG |
| 73 | select SOC_INTEL_COMMON_BLOCK_GPIO_IOSTANDBY |
Subrata Banik | b7b5666 | 2017-11-28 17:54:15 +0530 | [diff] [blame] | 74 | select SOC_INTEL_COMMON_BLOCK_GRAPHICS |
Bora Guvendik | 33117ec | 2017-04-10 15:49:02 -0700 | [diff] [blame] | 75 | select SOC_INTEL_COMMON_BLOCK_ITSS |
Rizwan Qureshi | ae6a4b6 | 2017-04-26 21:06:35 +0530 | [diff] [blame] | 76 | select SOC_INTEL_COMMON_BLOCK_I2C |
Ravi Sarawadi | efa606b | 2017-08-04 16:26:09 -0700 | [diff] [blame] | 77 | select SOC_INTEL_COMMON_BLOCK_LPC |
Aamir Bohra | 138b2a0 | 2017-04-06 20:21:58 +0530 | [diff] [blame] | 78 | select SOC_INTEL_COMMON_BLOCK_LPSS |
Subrata Banik | ccd8700 | 2017-03-08 17:55:26 +0530 | [diff] [blame] | 79 | select SOC_INTEL_COMMON_BLOCK_PCR |
Lijian Zhao | 8aba24d | 2017-10-26 12:16:53 -0700 | [diff] [blame] | 80 | select SOC_INTEL_COMMON_BLOCK_P2SB |
Shaunak Saha | 93cdc8b | 2017-04-18 15:42:09 -0700 | [diff] [blame] | 81 | select SOC_INTEL_COMMON_BLOCK_PMC |
V Sowmya | 45a2138 | 2017-11-27 12:39:10 +0530 | [diff] [blame] | 82 | select SOC_INTEL_COMMON_BLOCK_SRAM |
Subrata Banik | 8bf69d3 | 2017-03-09 13:43:54 +0530 | [diff] [blame] | 83 | select SOC_INTEL_COMMON_BLOCK_RTC |
Aamir Bohra | bf6dfae | 2017-04-07 21:10:27 +0530 | [diff] [blame] | 84 | select SOC_INTEL_COMMON_BLOCK_SA |
Bora Guvendik | 65623b7 | 2017-05-08 16:29:17 -0700 | [diff] [blame] | 85 | select SOC_INTEL_COMMON_BLOCK_SCS |
Aamir Bohra | 4c9cf30 | 2017-05-25 14:38:37 +0530 | [diff] [blame] | 86 | select SOC_INTEL_COMMON_BLOCK_TIMER |
Subrata Banik | 7bc4dc5 | 2018-05-17 18:40:32 +0530 | [diff] [blame] | 87 | select SOC_INTEL_COMMON_BLOCK_TCO |
Aamir Bohra | bf6dfae | 2017-04-07 21:10:27 +0530 | [diff] [blame] | 88 | select SOC_INTEL_COMMON_BLOCK_UART |
Subrata Banik | 4aaa7e3 | 2017-04-24 11:54:34 +0530 | [diff] [blame] | 89 | select SOC_INTEL_COMMON_BLOCK_XDCI |
Subrata Banik | 73b1797 | 2017-04-24 10:25:56 +0530 | [diff] [blame] | 90 | select SOC_INTEL_COMMON_BLOCK_XHCI |
Karthikeyan Ramasubramanian | f84c103 | 2019-03-20 13:15:00 -0600 | [diff] [blame] | 91 | select SOC_INTEL_COMMON_BLOCK_XHCI_ELOG |
Brandon Breitenstein | a86d1b8 | 2017-06-08 17:32:02 -0700 | [diff] [blame] | 92 | select SOC_INTEL_COMMON_BLOCK_SMM |
Subrata Banik | 15129b4 | 2017-11-07 17:50:48 +0530 | [diff] [blame] | 93 | select SOC_INTEL_COMMON_BLOCK_SPI |
Marshall Dawson | 0cc28d7 | 2017-12-12 12:24:19 -0700 | [diff] [blame] | 94 | select SOC_INTEL_COMMON_BLOCK_CSE |
Alexandru Gagniuc | 7e86cd4 | 2015-10-06 10:33:49 -0700 | [diff] [blame] | 95 | select UDELAY_TSC |
Hannah Williams | b13d454 | 2016-03-14 17:38:51 -0700 | [diff] [blame] | 96 | select TSC_MONOTONIC_TIMER |
Andrey Petrov | 0d18791 | 2016-02-25 18:39:38 -0800 | [diff] [blame] | 97 | select PLATFORM_USES_FSP2_0 |
Subrata Banik | 7455881 | 2018-01-25 11:41:04 +0530 | [diff] [blame] | 98 | select UDK_2015_BINDING if !SOC_INTEL_GLK |
| 99 | select UDK_2017_BINDING if SOC_INTEL_GLK |
Patrick Rudolph | f677d17 | 2018-10-01 19:17:11 +0200 | [diff] [blame] | 100 | select SOC_INTEL_COMMON_RESET |
| 101 | select HAVE_CF9_RESET_PREPARE |
Nico Huber | 29cc331 | 2018-06-06 17:40:02 +0200 | [diff] [blame] | 102 | select INTEL_GMA_ADD_VBT if RUN_FSP_GOP |
Nico Huber | 2e7f6cc | 2017-05-22 15:58:03 +0200 | [diff] [blame] | 103 | select HAVE_FSP_GOP |
Wim Vervoorn | d137150 | 2019-12-17 14:10:16 +0100 | [diff] [blame] | 104 | select HAVE_FSP_LOGO_SUPPORT |
Ravi Sarawadi | 92b487d | 2017-11-29 16:11:32 -0800 | [diff] [blame] | 105 | select NO_UART_ON_SUPERIO |
Patrick Rudolph | c7edf18 | 2017-09-26 19:34:35 +0200 | [diff] [blame] | 106 | select INTEL_GMA_ACPI |
| 107 | select INTEL_GMA_SWSMISCI |
Zhao, Lijian | d8d42c2 | 2016-03-14 14:19:22 -0700 | [diff] [blame] | 108 | |
Furquan Shaikh | 87b1bcc | 2016-07-22 12:57:51 -0700 | [diff] [blame] | 109 | config CHROMEOS |
| 110 | select CHROMEOS_RAMOOPS_DYNAMIC |
Julius Werner | 58c3938 | 2017-02-13 17:53:29 -0800 | [diff] [blame] | 111 | |
| 112 | config VBOOT |
| 113 | select VBOOT_SEPARATE_VERSTAGE |
Joel Kitching | 6672bd8 | 2019-04-10 16:06:21 +0800 | [diff] [blame] | 114 | select VBOOT_MUST_REQUEST_DISPLAY |
Furquan Shaikh | 87b1bcc | 2016-07-22 12:57:51 -0700 | [diff] [blame] | 115 | select VBOOT_STARTS_IN_BOOTBLOCK |
Furquan Shaikh | 2a12e2e | 2016-07-25 11:48:03 -0700 | [diff] [blame] | 116 | select VBOOT_VBNV_CMOS |
| 117 | select VBOOT_VBNV_CMOS_BACKUP_TO_FLASH |
Furquan Shaikh | 87b1bcc | 2016-07-22 12:57:51 -0700 | [diff] [blame] | 118 | |
Aaron Durbin | 80a3df2 | 2016-04-27 23:05:52 -0500 | [diff] [blame] | 119 | config TPM_ON_FAST_SPI |
| 120 | bool |
| 121 | default n |
Philipp Deppenwiese | c07f8fb | 2018-02-27 19:40:52 +0100 | [diff] [blame] | 122 | depends on MAINBOARD_HAS_LPC_TPM |
Aaron Durbin | 80a3df2 | 2016-04-27 23:05:52 -0500 | [diff] [blame] | 123 | help |
| 124 | TPM part is conntected on Fast SPI interface, but the LPC MMIO |
| 125 | TPM transactions are decoded and serialized over the SPI interface. |
| 126 | |
Subrata Banik | ccd8700 | 2017-03-08 17:55:26 +0530 | [diff] [blame] | 127 | config PCR_BASE_ADDRESS |
| 128 | hex |
Alexandru Gagniuc | dfc2b31 | 2015-10-06 17:16:41 -0700 | [diff] [blame] | 129 | default 0xd0000000 |
Subrata Banik | ccd8700 | 2017-03-08 17:55:26 +0530 | [diff] [blame] | 130 | help |
| 131 | This option allows you to select MMIO Base Address of sideband bus. |
Alexandru Gagniuc | dfc2b31 | 2015-10-06 17:16:41 -0700 | [diff] [blame] | 132 | |
| 133 | config DCACHE_RAM_BASE |
Arthur Heymans | 3038b48 | 2017-06-13 14:05:09 +0200 | [diff] [blame] | 134 | hex |
Alexandru Gagniuc | dfc2b31 | 2015-10-06 17:16:41 -0700 | [diff] [blame] | 135 | default 0xfef00000 |
| 136 | |
| 137 | config DCACHE_RAM_SIZE |
Arthur Heymans | 3038b48 | 2017-06-13 14:05:09 +0200 | [diff] [blame] | 138 | hex |
Aaron Durbin | fa529bb | 2018-04-12 14:00:45 -0600 | [diff] [blame] | 139 | default 0x100000 if SOC_INTEL_GLK |
Andrey Petrov | 0dde291 | 2016-06-27 15:21:26 -0700 | [diff] [blame] | 140 | default 0xc0000 |
Alexandru Gagniuc | dfc2b31 | 2015-10-06 17:16:41 -0700 | [diff] [blame] | 141 | help |
| 142 | The size of the cache-as-ram region required during bootblock |
| 143 | and/or romstage. |
| 144 | |
| 145 | config DCACHE_BSP_STACK_SIZE |
| 146 | hex |
| 147 | default 0x4000 |
| 148 | help |
| 149 | The amount of anticipated stack usage in CAR by bootblock and |
| 150 | other stages. |
| 151 | |
Aaron Durbin | 551e4be | 2018-04-10 09:24:54 -0600 | [diff] [blame] | 152 | config SOC_INTEL_COMMON_BLOCK_GSPI_CLOCK_MHZ |
Duncan Laurie | ff8bce0 | 2016-06-27 10:57:13 -0700 | [diff] [blame] | 153 | int |
Aaron Durbin | 24de597 | 2018-04-10 09:28:42 -0600 | [diff] [blame] | 154 | default 100 |
Duncan Laurie | ff8bce0 | 2016-06-27 10:57:13 -0700 | [diff] [blame] | 155 | |
Chris Ching | b8dc63b | 2017-12-06 14:26:15 -0700 | [diff] [blame] | 156 | config DRIVERS_I2C_DESIGNWARE_CLOCK_MHZ |
| 157 | int |
Aaron Durbin | 24de597 | 2018-04-10 09:28:42 -0600 | [diff] [blame] | 158 | default 133 |
Chris Ching | b8dc63b | 2017-12-06 14:26:15 -0700 | [diff] [blame] | 159 | |
Aaron Durbin | ada13ed | 2016-02-11 14:47:33 -0600 | [diff] [blame] | 160 | # 32KiB bootblock is all that is mapped in by the CSE at top of 4GiB. |
| 161 | config C_ENV_BOOTBLOCK_SIZE |
| 162 | hex |
| 163 | default 0x8000 |
| 164 | |
Andrey Petrov | 5672dcd | 2016-02-12 15:12:43 -0800 | [diff] [blame] | 165 | # This SoC does not map SPI flash like many previous SoC. Therefore we provide |
| 166 | # a custom media driver that facilitates mapping |
| 167 | config X86_TOP4G_BOOTMEDIA_MAP |
| 168 | bool |
| 169 | default n |
Andrey Petrov | b483146 | 2016-02-25 17:42:25 -0800 | [diff] [blame] | 170 | |
| 171 | config ROMSTAGE_ADDR |
| 172 | hex |
Andrey Petrov | 7f72c9b | 2016-06-24 18:15:09 -0700 | [diff] [blame] | 173 | default 0xfef20000 |
Andrey Petrov | b483146 | 2016-02-25 17:42:25 -0800 | [diff] [blame] | 174 | help |
| 175 | The base address (in CAR) where romstage should be linked |
| 176 | |
Aaron Durbin | bef75e7 | 2016-05-26 11:00:44 -0500 | [diff] [blame] | 177 | config VERSTAGE_ADDR |
| 178 | hex |
Andrey Petrov | 7f72c9b | 2016-06-24 18:15:09 -0700 | [diff] [blame] | 179 | default 0xfef40000 |
Aaron Durbin | bef75e7 | 2016-05-26 11:00:44 -0500 | [diff] [blame] | 180 | help |
| 181 | The base address (in CAR) where verstage should be linked |
| 182 | |
Patrick Georgi | 6539e10 | 2018-09-13 11:48:43 -0400 | [diff] [blame] | 183 | config FSP_HEADER_PATH |
Patrick Georgi | 6539e10 | 2018-09-13 11:48:43 -0400 | [diff] [blame] | 184 | default "src/vendorcode/intel/fsp/fsp2_0/glk" if SOC_INTEL_GLK |
| 185 | default "3rdparty/fsp/ApolloLakeFspBinPkg/Include/" |
| 186 | |
| 187 | config FSP_FD_PATH |
Patrick Georgi | 6539e10 | 2018-09-13 11:48:43 -0400 | [diff] [blame] | 188 | default "3rdparty/fsp/ApolloLakeFspBinPkg/FspBin/Fsp.fd" |
| 189 | |
Andrey Petrov | 79091db7 | 2016-05-17 00:03:27 -0700 | [diff] [blame] | 190 | config FSP_M_ADDR |
| 191 | hex |
Andrey Petrov | 7f72c9b | 2016-06-24 18:15:09 -0700 | [diff] [blame] | 192 | default 0xfef40000 |
Andrey Petrov | 79091db7 | 2016-05-17 00:03:27 -0700 | [diff] [blame] | 193 | help |
| 194 | The address FSP-M will be relocated to during build time |
| 195 | |
Aaron Durbin | 9f444c3 | 2016-05-20 10:48:44 -0500 | [diff] [blame] | 196 | config NEED_LBP2 |
| 197 | bool "Write contents for logical boot partition 2." |
| 198 | default n |
| 199 | help |
| 200 | Write the contents from a file into the logical boot partition 2 |
| 201 | region defined by LBP2_FMAP_NAME. |
| 202 | |
| 203 | config LBP2_FMAP_NAME |
| 204 | string "Name of FMAP region to put logical boot partition 2" |
| 205 | depends on NEED_LBP2 |
| 206 | default "SIGN_CSE" |
| 207 | help |
| 208 | Name of FMAP region to write logical boot partition 2 data. |
| 209 | |
Jeremy Compostella | 0f9858f | 2019-12-12 14:39:11 -0700 | [diff] [blame] | 210 | config LBP2_FROM_IFWI |
| 211 | bool "Extract the LBP2 from the IFWI binary" |
| 212 | depends on NEED_LBP2 |
| 213 | default n |
| 214 | help |
| 215 | The Logical Boot Partition will be automatically extracted |
| 216 | from the supplied IFWI binary |
| 217 | |
Aaron Durbin | 9f444c3 | 2016-05-20 10:48:44 -0500 | [diff] [blame] | 218 | config LBP2_FILE_NAME |
| 219 | string "Path of file to write to logical boot partition 2 region" |
Jeremy Compostella | 0f9858f | 2019-12-12 14:39:11 -0700 | [diff] [blame] | 220 | depends on NEED_LBP2 && !LBP2_FROM_IFWI |
Aaron Durbin | 9f444c3 | 2016-05-20 10:48:44 -0500 | [diff] [blame] | 221 | default "3rdparty/blobs/mainboard/$(CONFIG_MAINBOARD_DIR)/lbp2.bin" |
| 222 | help |
| 223 | Name of file to store in the logical boot partition 2 region. |
| 224 | |
Furquan Shaikh | 7043bf3 | 2016-05-28 12:57:05 -0700 | [diff] [blame] | 225 | config NEED_IFWI |
| 226 | bool "Write content into IFWI region" |
| 227 | default n |
| 228 | help |
| 229 | Write the content from a file into IFWI region defined by |
| 230 | IFWI_FMAP_NAME. |
| 231 | |
| 232 | config IFWI_FMAP_NAME |
| 233 | string "Name of FMAP region to pull IFWI into" |
| 234 | depends on NEED_IFWI |
| 235 | default "IFWI" |
| 236 | help |
| 237 | Name of FMAP region to write IFWI. |
| 238 | |
| 239 | config IFWI_FILE_NAME |
| 240 | string "Path of file to write to IFWI region" |
| 241 | depends on NEED_IFWI |
| 242 | default "3rdparty/blobs/mainboard/$(CONFIG_MAINBOARD_DIR)/ifwi.bin" |
| 243 | help |
| 244 | Name of file to store in the IFWI region. |
| 245 | |
Sathyanarayana Nujella | c446704 | 2016-10-26 17:38:49 -0700 | [diff] [blame] | 246 | config HEAP_SIZE |
| 247 | hex |
| 248 | default 0x8000 |
| 249 | |
Sathyanarayana Nujella | 3e0a3fb | 2016-10-26 17:31:36 -0700 | [diff] [blame] | 250 | config NHLT_DMIC_1CH_16B |
| 251 | bool |
| 252 | depends on ACPI_NHLT |
| 253 | default n |
| 254 | help |
| 255 | Include DSP firmware settings for 1 channel 16B DMIC array. |
| 256 | |
Saurabh Satija | 734aa87 | 2016-06-21 14:22:16 -0700 | [diff] [blame] | 257 | config NHLT_DMIC_2CH_16B |
| 258 | bool |
| 259 | depends on ACPI_NHLT |
| 260 | default n |
| 261 | help |
| 262 | Include DSP firmware settings for 2 channel 16B DMIC array. |
| 263 | |
Sathyanarayana Nujella | 3e0a3fb | 2016-10-26 17:31:36 -0700 | [diff] [blame] | 264 | config NHLT_DMIC_4CH_16B |
| 265 | bool |
| 266 | depends on ACPI_NHLT |
| 267 | default n |
| 268 | help |
| 269 | Include DSP firmware settings for 4 channel 16B DMIC array. |
| 270 | |
Saurabh Satija | 734aa87 | 2016-06-21 14:22:16 -0700 | [diff] [blame] | 271 | config NHLT_MAX98357 |
| 272 | bool |
| 273 | depends on ACPI_NHLT |
| 274 | default n |
| 275 | help |
| 276 | Include DSP firmware settings for headset codec. |
| 277 | |
| 278 | config NHLT_DA7219 |
| 279 | bool |
| 280 | depends on ACPI_NHLT |
| 281 | default n |
| 282 | help |
| 283 | Include DSP firmware settings for headset codec. |
Subrata Banik | fc4c7d8 | 2017-03-03 18:23:59 +0530 | [diff] [blame] | 284 | |
Naveen Manohar | 532b8d5 | 2018-04-27 15:24:45 +0530 | [diff] [blame] | 285 | config NHLT_RT5682 |
| 286 | bool |
| 287 | depends on ACPI_NHLT |
| 288 | default n |
| 289 | help |
| 290 | Include DSP firmware settings for headset codec. |
| 291 | |
Andrey Petrov | 3f4aece | 2016-06-27 13:39:34 -0700 | [diff] [blame] | 292 | choice |
| 293 | prompt "Cache-as-ram implementation" |
Hannah Williams | 3ff14a0 | 2017-05-05 16:30:22 -0700 | [diff] [blame] | 294 | default CAR_CQOS if !SOC_INTEL_GLK |
| 295 | default CAR_NEM |
Andrey Petrov | 3f4aece | 2016-06-27 13:39:34 -0700 | [diff] [blame] | 296 | help |
| 297 | This option allows you to select how cache-as-ram (CAR) is set up. |
| 298 | |
| 299 | config CAR_NEM |
| 300 | bool "Non-evict mode" |
Subrata Banik | fc4c7d8 | 2017-03-03 18:23:59 +0530 | [diff] [blame] | 301 | select SOC_INTEL_COMMON_BLOCK_CAR |
| 302 | select INTEL_CAR_NEM |
Andrey Petrov | 3f4aece | 2016-06-27 13:39:34 -0700 | [diff] [blame] | 303 | help |
| 304 | Traditionally, CAR is set up by using Non-Evict mode. This method |
| 305 | does not allow CAR and cache to co-exist, because cache fills are |
| 306 | block in NEM mode. |
| 307 | |
| 308 | config CAR_CQOS |
| 309 | bool "Cache Quality of Service" |
Subrata Banik | fc4c7d8 | 2017-03-03 18:23:59 +0530 | [diff] [blame] | 310 | select SOC_INTEL_COMMON_BLOCK_CAR |
| 311 | select INTEL_CAR_CQOS |
Andrey Petrov | 3f4aece | 2016-06-27 13:39:34 -0700 | [diff] [blame] | 312 | help |
| 313 | Cache Quality of Service allows more fine-grained control of cache |
| 314 | usage. As result, it is possible to set up portion of L2 cache for |
| 315 | CAR and use remainder for actual caching. |
| 316 | |
Subrata Banik | fc4c7d8 | 2017-03-03 18:23:59 +0530 | [diff] [blame] | 317 | config USE_APOLLOLAKE_FSP_CAR |
| 318 | bool "Use FSP CAR" |
| 319 | select FSP_CAR |
| 320 | help |
Subrata Banik | 7952e28 | 2017-03-14 18:26:27 +0530 | [diff] [blame] | 321 | Use FSP APIs to initialize & tear down the Cache-As-Ram. |
Subrata Banik | fc4c7d8 | 2017-03-03 18:23:59 +0530 | [diff] [blame] | 322 | |
Andrey Petrov | 3f4aece | 2016-06-27 13:39:34 -0700 | [diff] [blame] | 323 | endchoice |
Saurabh Satija | 734aa87 | 2016-06-21 14:22:16 -0700 | [diff] [blame] | 324 | |
Subrata Banik | 8e1c12f1 | 2017-03-10 13:51:11 +0530 | [diff] [blame] | 325 | # |
| 326 | # Each bit in QOS mask controls this many bytes. This is calculated as: |
| 327 | # (CACHE_WAYS / CACHE_BITS_PER_MASK) * CACHE_LINE_SIZE * CACHE_SETS |
| 328 | # |
| 329 | |
| 330 | config CACHE_QOS_SIZE_PER_BIT |
| 331 | hex |
| 332 | default 0x20000 # 128 KB |
| 333 | |
| 334 | config L2_CACHE_SIZE |
| 335 | hex |
Aaron Durbin | fa529bb | 2018-04-12 14:00:45 -0600 | [diff] [blame] | 336 | default 0x400000 if SOC_INTEL_GLK |
Subrata Banik | 8e1c12f1 | 2017-03-10 13:51:11 +0530 | [diff] [blame] | 337 | default 0x100000 |
| 338 | |
Brandon Breitenstein | 135eae9 | 2016-09-30 13:57:12 -0700 | [diff] [blame] | 339 | config SMM_RESERVED_SIZE |
| 340 | hex |
| 341 | default 0x100000 |
| 342 | |
Andrey Petrov | 4c5b31e | 2016-11-06 23:43:57 -0800 | [diff] [blame] | 343 | config IFD_CHIPSET |
| 344 | string |
Furquan Shaikh | c0257dd | 2018-05-02 23:29:04 -0700 | [diff] [blame] | 345 | default "glk" if SOC_INTEL_GLK |
Andrey Petrov | 4c5b31e | 2016-11-06 23:43:57 -0800 | [diff] [blame] | 346 | default "aplk" |
| 347 | |
Aamir Bohra | 22b2c79 | 2017-06-02 19:07:56 +0530 | [diff] [blame] | 348 | config CPU_BCLK_MHZ |
| 349 | int |
| 350 | default 100 |
| 351 | |
Nico Huber | 9995418 | 2019-05-29 23:33:06 +0200 | [diff] [blame] | 352 | config CONSOLE_UART_BASE_ADDRESS |
| 353 | hex |
| 354 | default 0xddffc000 |
| 355 | depends on INTEL_LPSS_UART_FOR_CONSOLE |
| 356 | |
Mario Scheithauer | 38b6100 | 2017-07-25 10:52:41 +0200 | [diff] [blame] | 357 | config APL_SKIP_SET_POWER_LIMITS |
| 358 | bool |
| 359 | default n |
| 360 | help |
| 361 | Some Apollo Lake mainboards do not need the Running Average Power |
| 362 | Limits (RAPL) algorithm for a constant power management. |
| 363 | Set this config option to skip the RAPL configuration. |
| 364 | |
Werner Zeh | 2636186 | 2018-11-21 12:36:21 +0100 | [diff] [blame] | 365 | config APL_SET_MIN_CLOCK_RATIO |
| 366 | bool |
| 367 | depends on !APL_SKIP_SET_POWER_LIMITS |
| 368 | default n |
| 369 | help |
| 370 | If the power budget of the mainboard is limited, it can be useful to |
| 371 | limit the CPU power dissipation at the cost of performance by setting |
| 372 | the lowest possible CPU clock. Enable this option if you need smallest |
| 373 | possible CPU clock. This setting can be overruled by the OS if it has an |
| 374 | p-state driver which can adjust the clock to its need. |
| 375 | |
Furquan Shaikh | 3406dd6 | 2017-08-04 15:58:26 -0700 | [diff] [blame] | 376 | # M and N divisor values for clock frequency configuration. |
| 377 | # These values get us a 1.836 MHz clock (ideally we want 1.843 MHz) |
| 378 | config SOC_INTEL_COMMON_LPSS_UART_CLK_M_VAL |
| 379 | hex |
| 380 | default 0x25a |
| 381 | |
| 382 | config SOC_INTEL_COMMON_LPSS_UART_CLK_N_VAL |
| 383 | hex |
| 384 | default 0x7fff |
| 385 | |
Bora Guvendik | 94aed8d | 2017-11-03 12:40:25 -0700 | [diff] [blame] | 386 | config SOC_ESPI |
| 387 | bool |
| 388 | default n |
| 389 | help |
| 390 | Use eSPI bus instead of LPC |
| 391 | |
Ravi Sarawadi | 3669a06 | 2018-02-27 13:23:42 -0800 | [diff] [blame] | 392 | config SOC_INTEL_COMMON_BLOCK_GSPI_MAX |
| 393 | int |
| 394 | default 3 |
| 395 | |
Subrata Banik | c4986eb | 2018-05-09 14:55:09 +0530 | [diff] [blame] | 396 | config SOC_INTEL_I2C_DEV_MAX |
| 397 | int |
| 398 | default 8 |
| 399 | |
Aaron Durbin | 5c9df70 | 2018-04-18 01:05:25 -0600 | [diff] [blame] | 400 | # Don't include the early page tables in RW_A or RW_B cbfs regions |
| 401 | config RO_REGION_ONLY |
| 402 | string |
| 403 | default "pdpt pt" |
| 404 | |
Alexandru Gagniuc | 7e86cd4 | 2015-10-06 10:33:49 -0700 | [diff] [blame] | 405 | endif |