Aaron Durbin | 3d0071b | 2013-01-18 14:32:50 -0600 | [diff] [blame] | 1 | /* |
| 2 | * This file is part of the coreboot project. |
| 3 | * |
| 4 | * Copyright (C) 2012 ChromeOS Authors |
| 5 | * |
| 6 | * This program is free software; you can redistribute it and/or modify |
| 7 | * it under the terms of the GNU General Public License as published by |
| 8 | * the Free Software Foundation; version 2 of the License. |
| 9 | * |
| 10 | * This program is distributed in the hope that it will be useful, |
| 11 | * but WITHOUT ANY WARRANTY; without even the implied warranty of |
| 12 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
| 13 | * GNU General Public License for more details. |
Aaron Durbin | 3d0071b | 2013-01-18 14:32:50 -0600 | [diff] [blame] | 14 | */ |
| 15 | |
| 16 | #include <stdint.h> |
Aaron Durbin | 7492ec1 | 2013-02-08 22:18:04 -0600 | [diff] [blame] | 17 | #include <string.h> |
Aaron Durbin | bd74a4b | 2015-03-06 23:17:33 -0600 | [diff] [blame] | 18 | #include <cbfs.h> |
Aaron Durbin | 3d0071b | 2013-01-18 14:32:50 -0600 | [diff] [blame] | 19 | #include <console/console.h> |
Aaron Durbin | a267161 | 2013-02-06 21:41:01 -0600 | [diff] [blame] | 20 | #include <arch/cpu.h> |
Kyösti Mälkki | 140087f | 2016-12-06 14:00:05 +0200 | [diff] [blame] | 21 | #include <cpu/cpu.h> |
Aaron Durbin | a267161 | 2013-02-06 21:41:01 -0600 | [diff] [blame] | 22 | #include <cpu/x86/bist.h> |
| 23 | #include <cpu/x86/msr.h> |
Aaron Durbin | 38d9423 | 2013-02-07 00:03:33 -0600 | [diff] [blame] | 24 | #include <cpu/x86/mtrr.h> |
Patrick Georgi | bd79c5e | 2014-11-28 22:35:36 +0100 | [diff] [blame] | 25 | #include <halt.h> |
Aaron Durbin | a267161 | 2013-02-06 21:41:01 -0600 | [diff] [blame] | 26 | #include <lib.h> |
| 27 | #include <timestamp.h> |
Kyösti Mälkki | a969ed3 | 2016-06-15 06:08:15 +0300 | [diff] [blame] | 28 | #include <arch/acpi.h> |
Aaron Durbin | a267161 | 2013-02-06 21:41:01 -0600 | [diff] [blame] | 29 | #include <arch/io.h> |
Aaron Durbin | a267161 | 2013-02-06 21:41:01 -0600 | [diff] [blame] | 30 | #include <device/pci_def.h> |
| 31 | #include <cpu/x86/lapic.h> |
Kyösti Mälkki | 465eff6 | 2016-06-15 06:07:55 +0300 | [diff] [blame] | 32 | #include <cbmem.h> |
Kyösti Mälkki | 65e8f64 | 2016-06-27 11:27:56 +0300 | [diff] [blame] | 33 | #include <program_loading.h> |
Aaron Durbin | bf396ff | 2013-02-11 21:50:35 -0600 | [diff] [blame] | 34 | #include <romstage_handoff.h> |
Aaron Durbin | b86113f | 2013-02-19 08:59:16 -0600 | [diff] [blame] | 35 | #include <reset.h> |
Aaron Durbin | a267161 | 2013-02-06 21:41:01 -0600 | [diff] [blame] | 36 | #include <vendorcode/google/chromeos/chromeos.h> |
Martin Roth | ffdee28 | 2017-06-24 13:43:40 -0600 | [diff] [blame] | 37 | #if IS_ENABLED(CONFIG_EC_GOOGLE_CHROMEEC) |
Duncan Laurie | 7cced0d | 2013-06-04 10:03:34 -0700 | [diff] [blame] | 38 | #include <ec/google/chromeec/ec.h> |
| 39 | #endif |
Aaron Durbin | a267161 | 2013-02-06 21:41:01 -0600 | [diff] [blame] | 40 | #include "haswell.h" |
| 41 | #include "northbridge/intel/haswell/haswell.h" |
| 42 | #include "northbridge/intel/haswell/raminit.h" |
| 43 | #include "southbridge/intel/lynxpoint/pch.h" |
| 44 | #include "southbridge/intel/lynxpoint/me.h" |
Philipp Deppenwiese | c07f8fb | 2018-02-27 19:40:52 +0100 | [diff] [blame] | 45 | #include <security/tpm/tspi.h> |
Aaron Durbin | a267161 | 2013-02-06 21:41:01 -0600 | [diff] [blame] | 46 | |
Aaron Durbin | b86113f | 2013-02-19 08:59:16 -0600 | [diff] [blame] | 47 | static inline void reset_system(void) |
| 48 | { |
| 49 | hard_reset(); |
Patrick Georgi | bd79c5e | 2014-11-28 22:35:36 +0100 | [diff] [blame] | 50 | halt(); |
Aaron Durbin | b86113f | 2013-02-19 08:59:16 -0600 | [diff] [blame] | 51 | } |
| 52 | |
Aaron Durbin | 38d9423 | 2013-02-07 00:03:33 -0600 | [diff] [blame] | 53 | /* The cache-as-ram assembly file calls romstage_main() after setting up |
| 54 | * cache-as-ram. romstage_main() will then call the mainboards's |
| 55 | * mainboard_romstage_entry() function. That function then calls |
| 56 | * romstage_common() below. The reason for the back and forth is to provide |
| 57 | * common entry point from cache-as-ram while still allowing for code sharing. |
| 58 | * Because we can't use global variables the stack is used for allocations -- |
| 59 | * thus the need to call back and forth. */ |
Aaron Durbin | 3d0071b | 2013-01-18 14:32:50 -0600 | [diff] [blame] | 60 | |
Aaron Durbin | 38d9423 | 2013-02-07 00:03:33 -0600 | [diff] [blame] | 61 | |
| 62 | static inline u32 *stack_push(u32 *stack, u32 value) |
| 63 | { |
| 64 | stack = &stack[-1]; |
| 65 | *stack = value; |
| 66 | return stack; |
| 67 | } |
| 68 | |
| 69 | /* setup_romstage_stack_after_car() determines the stack to use after |
| 70 | * cache-as-ram is torn down as well as the MTRR settings to use. */ |
| 71 | static void *setup_romstage_stack_after_car(void) |
| 72 | { |
Aaron Durbin | 38d9423 | 2013-02-07 00:03:33 -0600 | [diff] [blame] | 73 | int num_mtrrs; |
| 74 | u32 *slot; |
| 75 | u32 mtrr_mask_upper; |
Aaron Durbin | 67481ddc | 2013-02-15 15:08:37 -0600 | [diff] [blame] | 76 | u32 top_of_ram; |
Aaron Durbin | 38d9423 | 2013-02-07 00:03:33 -0600 | [diff] [blame] | 77 | |
| 78 | /* Top of stack needs to be aligned to a 4-byte boundary. */ |
Kyösti Mälkki | de01136 | 2016-11-17 22:39:29 +0200 | [diff] [blame] | 79 | slot = (void *)romstage_ram_stack_top(); |
Aaron Durbin | 38d9423 | 2013-02-07 00:03:33 -0600 | [diff] [blame] | 80 | num_mtrrs = 0; |
| 81 | |
| 82 | /* The upper bits of the MTRR mask need to set according to the number |
| 83 | * of physical address bits. */ |
Kyösti Mälkki | 3f22abb | 2016-07-22 15:38:37 +0300 | [diff] [blame] | 84 | mtrr_mask_upper = (1 << (cpu_phys_address_size() - 32)) - 1; |
Aaron Durbin | 38d9423 | 2013-02-07 00:03:33 -0600 | [diff] [blame] | 85 | |
Paul Menzel | 4fe9813 | 2014-01-25 15:55:28 +0100 | [diff] [blame] | 86 | /* The order for each MTRR is value then base with upper 32-bits of |
Aaron Durbin | 38d9423 | 2013-02-07 00:03:33 -0600 | [diff] [blame] | 87 | * each value coming before the lower 32-bits. The reasoning for |
| 88 | * this ordering is to create a stack layout like the following: |
| 89 | * +0: Number of MTRRs |
Paul Menzel | 4fe9813 | 2014-01-25 15:55:28 +0100 | [diff] [blame] | 90 | * +4: MTRR base 0 31:0 |
| 91 | * +8: MTRR base 0 63:32 |
| 92 | * +12: MTRR mask 0 31:0 |
| 93 | * +16: MTRR mask 0 63:32 |
| 94 | * +20: MTRR base 1 31:0 |
| 95 | * +24: MTRR base 1 63:32 |
| 96 | * +28: MTRR mask 1 31:0 |
| 97 | * +32: MTRR mask 1 63:32 |
Aaron Durbin | 38d9423 | 2013-02-07 00:03:33 -0600 | [diff] [blame] | 98 | */ |
| 99 | |
| 100 | /* Cache the ROM as WP just below 4GiB. */ |
| 101 | slot = stack_push(slot, mtrr_mask_upper); /* upper mask */ |
Alexandru Gagniuc | 86091f9 | 2015-09-30 20:23:09 -0700 | [diff] [blame] | 102 | slot = stack_push(slot, ~(CACHE_ROM_SIZE - 1) | MTRR_PHYS_MASK_VALID); |
Aaron Durbin | 38d9423 | 2013-02-07 00:03:33 -0600 | [diff] [blame] | 103 | slot = stack_push(slot, 0); /* upper base */ |
Kyösti Mälkki | 107f72e | 2014-01-06 11:06:26 +0200 | [diff] [blame] | 104 | slot = stack_push(slot, ~(CACHE_ROM_SIZE - 1) | MTRR_TYPE_WRPROT); |
Aaron Durbin | 38d9423 | 2013-02-07 00:03:33 -0600 | [diff] [blame] | 105 | num_mtrrs++; |
| 106 | |
Kyösti Mälkki | 65cc526 | 2016-06-19 20:38:41 +0300 | [diff] [blame] | 107 | /* Cache RAM as WB from 0 -> CACHE_TMP_RAMTOP. */ |
Aaron Durbin | 38d9423 | 2013-02-07 00:03:33 -0600 | [diff] [blame] | 108 | slot = stack_push(slot, mtrr_mask_upper); /* upper mask */ |
Kyösti Mälkki | 65cc526 | 2016-06-19 20:38:41 +0300 | [diff] [blame] | 109 | slot = stack_push(slot, ~(CACHE_TMP_RAMTOP - 1) | MTRR_PHYS_MASK_VALID); |
Aaron Durbin | 38d9423 | 2013-02-07 00:03:33 -0600 | [diff] [blame] | 110 | slot = stack_push(slot, 0); /* upper base */ |
| 111 | slot = stack_push(slot, 0 | MTRR_TYPE_WRBACK); |
| 112 | num_mtrrs++; |
| 113 | |
Kyösti Mälkki | f1e3c76 | 2014-12-22 12:28:07 +0200 | [diff] [blame] | 114 | top_of_ram = (uint32_t)cbmem_top(); |
Elyes HAOUAS | 585d1a0 | 2016-07-28 19:15:34 +0200 | [diff] [blame] | 115 | /* Cache 8MiB below the top of RAM. On haswell systems the top of |
| 116 | * RAM under 4GiB is the start of the TSEG region. It is required to |
Aaron Durbin | 38d9423 | 2013-02-07 00:03:33 -0600 | [diff] [blame] | 117 | * be 8MiB aligned. Set this area as cacheable so it can be used later |
| 118 | * for ramstage before setting up the entire RAM as cacheable. */ |
| 119 | slot = stack_push(slot, mtrr_mask_upper); /* upper mask */ |
Alexandru Gagniuc | 86091f9 | 2015-09-30 20:23:09 -0700 | [diff] [blame] | 120 | slot = stack_push(slot, ~((8 << 20) - 1) | MTRR_PHYS_MASK_VALID); |
Aaron Durbin | 38d9423 | 2013-02-07 00:03:33 -0600 | [diff] [blame] | 121 | slot = stack_push(slot, 0); /* upper base */ |
Aaron Durbin | 67481ddc | 2013-02-15 15:08:37 -0600 | [diff] [blame] | 122 | slot = stack_push(slot, (top_of_ram - (8 << 20)) | MTRR_TYPE_WRBACK); |
| 123 | num_mtrrs++; |
| 124 | |
Elyes HAOUAS | 585d1a0 | 2016-07-28 19:15:34 +0200 | [diff] [blame] | 125 | /* Cache 8MiB at the top of RAM. Top of RAM on haswell systems |
Aaron Durbin | 67481ddc | 2013-02-15 15:08:37 -0600 | [diff] [blame] | 126 | * is where the TSEG region resides. However, it is not restricted |
| 127 | * to SMM mode until SMM has been relocated. By setting the region |
| 128 | * to cacheable it provides faster access when relocating the SMM |
| 129 | * handler as well as using the TSEG region for other purposes. */ |
| 130 | slot = stack_push(slot, mtrr_mask_upper); /* upper mask */ |
Alexandru Gagniuc | 86091f9 | 2015-09-30 20:23:09 -0700 | [diff] [blame] | 131 | slot = stack_push(slot, ~((8 << 20) - 1) | MTRR_PHYS_MASK_VALID); |
Aaron Durbin | 67481ddc | 2013-02-15 15:08:37 -0600 | [diff] [blame] | 132 | slot = stack_push(slot, 0); /* upper base */ |
| 133 | slot = stack_push(slot, top_of_ram | MTRR_TYPE_WRBACK); |
Aaron Durbin | 38d9423 | 2013-02-07 00:03:33 -0600 | [diff] [blame] | 134 | num_mtrrs++; |
| 135 | |
Paul Menzel | 4fe9813 | 2014-01-25 15:55:28 +0100 | [diff] [blame] | 136 | /* Save the number of MTRRs to setup. Return the stack location |
Aaron Durbin | 38d9423 | 2013-02-07 00:03:33 -0600 | [diff] [blame] | 137 | * pointing to the number of MTRRs. */ |
| 138 | slot = stack_push(slot, num_mtrrs); |
| 139 | |
| 140 | return slot; |
| 141 | } |
| 142 | |
Lee Leahy | 9d62e7e | 2017-03-15 17:40:50 -0700 | [diff] [blame] | 143 | asmlinkage void *romstage_main(unsigned long bist) |
Aaron Durbin | 3d0071b | 2013-01-18 14:32:50 -0600 | [diff] [blame] | 144 | { |
| 145 | int i; |
Aaron Durbin | 38d9423 | 2013-02-07 00:03:33 -0600 | [diff] [blame] | 146 | void *romstage_stack_after_car; |
Aaron Durbin | 3d0071b | 2013-01-18 14:32:50 -0600 | [diff] [blame] | 147 | const int num_guards = 4; |
| 148 | const u32 stack_guard = 0xdeadbeef; |
| 149 | u32 *stack_base = (void *)(CONFIG_DCACHE_RAM_BASE + |
Lee Leahy | 7b5f12b9 | 2017-03-15 17:16:59 -0700 | [diff] [blame] | 150 | CONFIG_DCACHE_RAM_SIZE - |
| 151 | CONFIG_DCACHE_RAM_ROMSTAGE_STACK_SIZE); |
Aaron Durbin | 3d0071b | 2013-01-18 14:32:50 -0600 | [diff] [blame] | 152 | |
| 153 | printk(BIOS_DEBUG, "Setting up stack guards.\n"); |
| 154 | for (i = 0; i < num_guards; i++) |
| 155 | stack_base[i] = stack_guard; |
| 156 | |
Aaron Durbin | a267161 | 2013-02-06 21:41:01 -0600 | [diff] [blame] | 157 | mainboard_romstage_entry(bist); |
Aaron Durbin | 3d0071b | 2013-01-18 14:32:50 -0600 | [diff] [blame] | 158 | |
| 159 | /* Check the stack. */ |
| 160 | for (i = 0; i < num_guards; i++) { |
| 161 | if (stack_base[i] == stack_guard) |
| 162 | continue; |
| 163 | printk(BIOS_DEBUG, "Smashed stack detected in romstage!\n"); |
| 164 | } |
| 165 | |
Aaron Durbin | 38d9423 | 2013-02-07 00:03:33 -0600 | [diff] [blame] | 166 | /* Get the stack to use after cache-as-ram is torn down. */ |
| 167 | romstage_stack_after_car = setup_romstage_stack_after_car(); |
| 168 | |
Aaron Durbin | 38d9423 | 2013-02-07 00:03:33 -0600 | [diff] [blame] | 169 | return romstage_stack_after_car; |
Aaron Durbin | 3d0071b | 2013-01-18 14:32:50 -0600 | [diff] [blame] | 170 | } |
Aaron Durbin | a267161 | 2013-02-06 21:41:01 -0600 | [diff] [blame] | 171 | |
| 172 | void romstage_common(const struct romstage_params *params) |
| 173 | { |
Aaron Durbin | bf396ff | 2013-02-11 21:50:35 -0600 | [diff] [blame] | 174 | int boot_mode; |
Aaron Durbin | a267161 | 2013-02-06 21:41:01 -0600 | [diff] [blame] | 175 | int wake_from_s3; |
Aaron Durbin | a267161 | 2013-02-06 21:41:01 -0600 | [diff] [blame] | 176 | |
Kyösti Mälkki | 3d45c40 | 2013-09-07 20:26:36 +0300 | [diff] [blame] | 177 | timestamp_init(get_initial_timestamp()); |
| 178 | timestamp_add_now(TS_START_ROMSTAGE); |
Aaron Durbin | a267161 | 2013-02-06 21:41:01 -0600 | [diff] [blame] | 179 | |
| 180 | if (params->bist == 0) |
| 181 | enable_lapic(); |
| 182 | |
| 183 | wake_from_s3 = early_pch_init(params->gpio_map, params->rcba_config); |
| 184 | |
| 185 | /* Halt if there was a built in self test failure */ |
| 186 | report_bist_failure(params->bist); |
| 187 | |
| 188 | /* Perform some early chipset initialization required |
| 189 | * before RAM initialization can work |
| 190 | */ |
| 191 | haswell_early_initialization(HASWELL_MOBILE); |
| 192 | printk(BIOS_DEBUG, "Back from haswell_early_initialization()\n"); |
| 193 | |
| 194 | if (wake_from_s3) { |
Martin Roth | ffdee28 | 2017-06-24 13:43:40 -0600 | [diff] [blame] | 195 | #if IS_ENABLED(CONFIG_HAVE_ACPI_RESUME) |
Aaron Durbin | a267161 | 2013-02-06 21:41:01 -0600 | [diff] [blame] | 196 | printk(BIOS_DEBUG, "Resume from S3 detected.\n"); |
Aaron Durbin | a267161 | 2013-02-06 21:41:01 -0600 | [diff] [blame] | 197 | #else |
| 198 | printk(BIOS_DEBUG, "Resume from S3 detected, but disabled.\n"); |
Aaron Durbin | bf396ff | 2013-02-11 21:50:35 -0600 | [diff] [blame] | 199 | wake_from_s3 = 0; |
Aaron Durbin | a267161 | 2013-02-06 21:41:01 -0600 | [diff] [blame] | 200 | #endif |
| 201 | } |
| 202 | |
Aaron Durbin | bf396ff | 2013-02-11 21:50:35 -0600 | [diff] [blame] | 203 | /* There are hard coded assumptions of 2 meaning s3 wake. Normalize |
| 204 | * the users of the 2 literal here based off wake_from_s3. */ |
| 205 | boot_mode = wake_from_s3 ? 2 : 0; |
| 206 | |
Aaron Durbin | a267161 | 2013-02-06 21:41:01 -0600 | [diff] [blame] | 207 | /* Prepare USB controller early in S3 resume */ |
Aaron Durbin | bf396ff | 2013-02-11 21:50:35 -0600 | [diff] [blame] | 208 | if (wake_from_s3) |
Aaron Durbin | a267161 | 2013-02-06 21:41:01 -0600 | [diff] [blame] | 209 | enable_usb_bar(); |
| 210 | |
| 211 | post_code(0x3a); |
| 212 | params->pei_data->boot_mode = boot_mode; |
Kyösti Mälkki | 3d45c40 | 2013-09-07 20:26:36 +0300 | [diff] [blame] | 213 | |
| 214 | timestamp_add_now(TS_BEFORE_INITRAM); |
Aaron Durbin | a267161 | 2013-02-06 21:41:01 -0600 | [diff] [blame] | 215 | |
| 216 | report_platform_info(); |
| 217 | |
Aaron Durbin | c7633f4 | 2013-06-13 17:29:36 -0700 | [diff] [blame] | 218 | if (params->copy_spd != NULL) |
| 219 | params->copy_spd(params->pei_data); |
| 220 | |
Aaron Durbin | a267161 | 2013-02-06 21:41:01 -0600 | [diff] [blame] | 221 | sdram_initialize(params->pei_data); |
| 222 | |
Kyösti Mälkki | 3d45c40 | 2013-09-07 20:26:36 +0300 | [diff] [blame] | 223 | timestamp_add_now(TS_AFTER_INITRAM); |
| 224 | |
Aaron Durbin | a267161 | 2013-02-06 21:41:01 -0600 | [diff] [blame] | 225 | post_code(0x3b); |
| 226 | |
| 227 | intel_early_me_status(); |
| 228 | |
| 229 | quick_ram_check(); |
| 230 | post_code(0x3e); |
| 231 | |
Aaron Durbin | c0cbd6e | 2013-03-13 13:51:20 -0500 | [diff] [blame] | 232 | if (!wake_from_s3) { |
| 233 | cbmem_initialize_empty(); |
| 234 | /* Save data returned from MRC on non-S3 resumes. */ |
Aaron Durbin | 2ad1dba | 2013-02-07 00:51:18 -0600 | [diff] [blame] | 235 | save_mrc_data(params->pei_data); |
Aaron Durbin | 42e6856 | 2015-06-09 13:55:51 -0500 | [diff] [blame] | 236 | } else if (cbmem_initialize()) { |
Martin Roth | ffdee28 | 2017-06-24 13:43:40 -0600 | [diff] [blame] | 237 | #if IS_ENABLED(CONFIG_HAVE_ACPI_RESUME) |
Aaron Durbin | 42e6856 | 2015-06-09 13:55:51 -0500 | [diff] [blame] | 238 | /* Failed S3 resume, reset to come up cleanly */ |
| 239 | reset_system(); |
| 240 | #endif |
Aaron Durbin | a267161 | 2013-02-06 21:41:01 -0600 | [diff] [blame] | 241 | } |
Aaron Durbin | bf396ff | 2013-02-11 21:50:35 -0600 | [diff] [blame] | 242 | |
Matt DeVillier | 5aaa8ce | 2016-09-02 13:29:17 -0500 | [diff] [blame] | 243 | setup_sdram_meminfo(params->pei_data); |
| 244 | |
Aaron Durbin | 77e1399 | 2016-11-29 17:43:04 -0600 | [diff] [blame] | 245 | romstage_handoff_init(wake_from_s3); |
Aaron Durbin | bf396ff | 2013-02-11 21:50:35 -0600 | [diff] [blame] | 246 | |
Aaron Durbin | a267161 | 2013-02-06 21:41:01 -0600 | [diff] [blame] | 247 | post_code(0x3f); |
Philipp Deppenwiese | c07f8fb | 2018-02-27 19:40:52 +0100 | [diff] [blame] | 248 | if (IS_ENABLED(CONFIG_TPM1) || IS_ENABLED(CONFIG_TPM2)) |
| 249 | tpm_setup(wake_from_s3); |
Aaron Durbin | a267161 | 2013-02-06 21:41:01 -0600 | [diff] [blame] | 250 | } |
Aaron Durbin | 7492ec1 | 2013-02-08 22:18:04 -0600 | [diff] [blame] | 251 | |
Lee Leahy | 9d62e7e | 2017-03-15 17:40:50 -0700 | [diff] [blame] | 252 | asmlinkage void romstage_after_car(void) |
Aaron Durbin | 7492ec1 | 2013-02-08 22:18:04 -0600 | [diff] [blame] | 253 | { |
Aaron Durbin | 7492ec1 | 2013-02-08 22:18:04 -0600 | [diff] [blame] | 254 | /* Load the ramstage. */ |
Kyösti Mälkki | 65e8f64 | 2016-06-27 11:27:56 +0300 | [diff] [blame] | 255 | run_ramstage(); |
Aaron Durbin | 7492ec1 | 2013-02-08 22:18:04 -0600 | [diff] [blame] | 256 | } |