blob: 9c126fd76570109f7873c5c7a57ecb9ce302a093 [file] [log] [blame]
huang lin346ea772014-12-08 10:34:27 +08001##
2## This file is part of the coreboot project.
3##
4## Copyright 2014 Rockchip Inc.
5##
6## This program is free software; you can redistribute it and/or modify
7## it under the terms of the GNU General Public License as published by
8## the Free Software Foundation; version 2 of the License.
9##
10## This program is distributed in the hope that it will be useful,
11## but WITHOUT ANY WARRANTY; without even the implied warranty of
12## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13## GNU General Public License for more details.
14##
huang lin346ea772014-12-08 10:34:27 +080015
Julius Wernerdd07ef22015-08-28 14:34:09 -070016config BOARD_GOOGLE_VEYRON # dummy option to be selected by variant boards
17 def_bool n
18
19if BOARD_GOOGLE_VEYRON
huang lin346ea772014-12-08 10:34:27 +080020
Julius Werner2d99f3b2017-03-16 14:08:09 -070021# Some Veyron boards incorrectly had their RAM code strapped with 100Kohm
22# resistors. These get overpowered by the SoC's internal pull-downs, so we
23# cannot read those pins as tri-state. They're restricted to binary RAM codes.
24config VEYRON_FORCE_BINARY_RAM_CODE
25 bool
26 default y if BOARD_GOOGLE_VEYRON_JAQ
27 default y if BOARD_GOOGLE_VEYRON_JERRY
28 default y if BOARD_GOOGLE_VEYRON_MIGHTY
29 default n
30
Elyes HAOUASf0c5be22018-11-27 20:36:44 +010031config BOARD_SPECIFIC_OPTIONS
huang lin346ea772014-12-08 10:34:27 +080032 def_bool y
David Hendricks3cbf02c2014-12-15 16:15:23 -080033 select COMMON_CBFS_SPI_WRAPPER
huang lin346ea772014-12-08 10:34:27 +080034 select EC_GOOGLE_CHROMEEC
35 select EC_GOOGLE_CHROMEEC_SPI
huang lin346ea772014-12-08 10:34:27 +080036 select SOC_ROCKCHIP_RK3288
huang lin346ea772014-12-08 10:34:27 +080037 select MAINBOARD_HAS_CHROMEOS
Julius Wernerdd07ef22015-08-28 14:34:09 -070038 select BOARD_ROMSIZE_KB_4096
David Hendricks3cbf02c2014-12-15 16:15:23 -080039 select SPI_FLASH
40 select SPI_FLASH_GIGADEVICE
Julius Wernerb7641cc2014-12-19 12:41:16 -080041 select SPI_FLASH_WINBOND
Philipp Deppenwiesec07f8fb2018-02-27 19:40:52 +010042 select MAINBOARD_HAS_I2C_TPM_GENERIC
43 select MAINBOARD_HAS_TPM1
huang lin346ea772014-12-08 10:34:27 +080044
Julius Werner58c39382017-02-13 17:53:29 -080045config VBOOT
Furquan Shaikh2a12e2e2016-07-25 11:48:03 -070046 select VBOOT_VBNV_EC
Martin Roth967cd9a2015-08-18 14:22:58 -060047
huang lin346ea772014-12-08 10:34:27 +080048config MAINBOARD_DIR
49 string
Julius Wernerdd07ef22015-08-28 14:34:09 -070050 default google/veyron
huang lin346ea772014-12-08 10:34:27 +080051
52config MAINBOARD_PART_NUMBER
53 string
Julius Werner58c39382017-02-13 17:53:29 -080054 default "Veyron_Jaq" if BOARD_GOOGLE_VEYRON_JAQ
55 default "Veyron_Jerry" if BOARD_GOOGLE_VEYRON_JERRY
56 default "Veyron_Mighty" if BOARD_GOOGLE_VEYRON_MIGHTY
57 default "Veyron_Minnie" if BOARD_GOOGLE_VEYRON_MINNIE
58 default "Veyron_Speedy" if BOARD_GOOGLE_VEYRON_SPEEDY
Julius Wernerdd07ef22015-08-28 14:34:09 -070059 default "Veyron"
huang lin346ea772014-12-08 10:34:27 +080060
61config MAINBOARD_VENDOR
62 string
63 default "Google"
64
65config EC_GOOGLE_CHROMEEC_SPI_BUS
66 hex
Martin Roth3b878122016-09-30 14:43:01 -060067 default 0x0
huang lin346ea772014-12-08 10:34:27 +080068
69config EC_GOOGLE_CHROMEEC_SPI_WAKEUP_DELAY_US
70 int
71 default 100
72
Aaron Durbin08e842c2016-08-11 14:40:09 -050073config BOOT_DEVICE_SPI_FLASH_BUS
Martin Roth595e7772015-04-26 18:53:26 -060074 int
75 default 2
huang lin346ea772014-12-08 10:34:27 +080076
huang lin346ea772014-12-08 10:34:27 +080077config DRIVER_TPM_I2C_BUS
78 hex
79 default 0x1
80
81config DRIVER_TPM_I2C_ADDR
82 hex
83 default 0x20
84
85config CONSOLE_SERIAL_UART_ADDRESS
86 hex
Patrick Georgi01368ed2015-04-16 15:27:52 +020087 depends on DRIVERS_UART
huang lin346ea772014-12-08 10:34:27 +080088 default 0xFF690000
89
David Hendricks4d244212015-01-12 13:13:30 -080090config PMIC_BUS
91 int
92 default 0
93
Paul Kocialkowskid738b142015-09-16 18:23:23 +020094config CBFS_SIZE
95 hex
96 default 0x100000 if CHROMEOS
97 default ROM_SIZE
98
Patrick Georgic3686b32016-02-01 15:28:02 +010099config EC_GOOGLE_CHROMEEC_BOARDNAME
100 string
101 depends on CHROMEOS
Patrick Georgic3686b32016-02-01 15:28:02 +0100102 #default "jaq" if BOARD_GOOGLE_VEYRON_JAQ
103 default "jerry" if BOARD_GOOGLE_VEYRON_JERRY
104 #default "mighty" if BOARD_GOOGLE_VEYRON_MIGHTY
105 #default "minnie" if BOARD_GOOGLE_VEYRON_MINNIE
Patrick Georgic3686b32016-02-01 15:28:02 +0100106 #default "speedy" if BOARD_GOOGLE_VEYRON_SPEEDY
Patrick Georgic3686b32016-02-01 15:28:02 +0100107
Patrick Georgia0f6abc2016-02-05 11:30:19 +0100108config GBB_HWID
109 string
110 depends on CHROMEOS
Patrick Georgia0f6abc2016-02-05 11:30:19 +0100111 default "JAQ TEST A-A 8292" if BOARD_GOOGLE_VEYRON_JAQ
112 default "JERRY TEST A-A 1250" if BOARD_GOOGLE_VEYRON_JERRY
113 default "MIGHTY TEST A-A 4557" if BOARD_GOOGLE_VEYRON_MIGHTY
114 default "MINNIE TEST A-A 5151" if BOARD_GOOGLE_VEYRON_MINNIE
Patrick Georgia0f6abc2016-02-05 11:30:19 +0100115 default "SPEEDY TEST A-A 8421" if BOARD_GOOGLE_VEYRON_SPEEDY
Patrick Georgia0f6abc2016-02-05 11:30:19 +0100116
Julius Wernerdd07ef22015-08-28 14:34:09 -0700117endif # BOARD_GOOGLE_VEYRON