Stefan Reinauer | 8e07382 | 2012-04-04 00:07:22 +0200 | [diff] [blame] | 1 | ## |
| 2 | ## This file is part of the coreboot project. |
| 3 | ## |
| 4 | ## Copyright (C) 2011 Google Inc. |
| 5 | ## |
| 6 | ## This program is free software; you can redistribute it and/or modify |
| 7 | ## it under the terms of the GNU General Public License as published by |
| 8 | ## the Free Software Foundation; version 2 of the License. |
| 9 | ## |
| 10 | ## This program is distributed in the hope that it will be useful, |
| 11 | ## but WITHOUT ANY WARRANTY; without even the implied warranty of |
| 12 | ## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
| 13 | ## GNU General Public License for more details. |
| 14 | ## |
| 15 | ## You should have received a copy of the GNU General Public License |
| 16 | ## along with this program; if not, write to the Free Software |
Paul Menzel | a46a712 | 2013-02-23 18:37:27 +0100 | [diff] [blame] | 17 | ## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA |
Stefan Reinauer | 8e07382 | 2012-04-04 00:07:22 +0200 | [diff] [blame] | 18 | ## |
| 19 | |
| 20 | config SOUTHBRIDGE_INTEL_BD82X6X |
| 21 | bool |
| 22 | |
| 23 | config SOUTHBRIDGE_INTEL_C216 |
| 24 | bool |
| 25 | |
| 26 | if SOUTHBRIDGE_INTEL_BD82X6X || SOUTHBRIDGE_INTEL_C216 |
| 27 | |
| 28 | config SOUTH_BRIDGE_OPTIONS # dummy |
| 29 | def_bool y |
Kyösti Mälkki | 71216c9 | 2013-07-28 23:39:37 +0300 | [diff] [blame] | 30 | select SOUTHBRIDGE_INTEL_COMMON |
Stefan Reinauer | 8e07382 | 2012-04-04 00:07:22 +0200 | [diff] [blame] | 31 | select IOAPIC |
| 32 | select HAVE_HARD_RESET |
Kyösti Mälkki | 545b30d | 2013-06-13 13:51:14 +0300 | [diff] [blame] | 33 | select HAVE_USBDEBUG_OPTIONS |
Stefan Reinauer | 431a816 | 2012-11-13 13:01:31 -0800 | [diff] [blame] | 34 | select HAVE_SMI_HANDLER |
Stefan Reinauer | 8e07382 | 2012-04-04 00:07:22 +0200 | [diff] [blame] | 35 | select USE_WATCHDOG_ON_BOOT |
| 36 | select PCIEXP_ASPM |
| 37 | select PCIEXP_COMMON_CLOCK |
Stefan Reinauer | 1c56d9b | 2012-05-10 11:27:32 -0700 | [diff] [blame] | 38 | select SPI_FLASH |
Vladimir Serbinenko | 35c0f43 | 2014-09-02 22:25:36 +0200 | [diff] [blame] | 39 | select PER_DEVICE_ACPI_TABLES |
Vladimir Serbinenko | 5b044ae | 2014-10-25 15:20:55 +0200 | [diff] [blame] | 40 | select COMMON_FADT |
Stefan Reinauer | 8e07382 | 2012-04-04 00:07:22 +0200 | [diff] [blame] | 41 | |
| 42 | config EHCI_BAR |
| 43 | hex |
| 44 | default 0xfef00000 |
| 45 | |
Vladimir Serbinenko | 6a7aeb3 | 2014-01-05 11:37:32 +0100 | [diff] [blame] | 46 | config DRAM_RESET_GATE_GPIO |
| 47 | int |
| 48 | default 60 |
| 49 | |
Stefan Reinauer | 8e07382 | 2012-04-04 00:07:22 +0200 | [diff] [blame] | 50 | config BOOTBLOCK_SOUTHBRIDGE_INIT |
| 51 | string |
| 52 | default "southbridge/intel/bd82x6x/bootblock.c" |
| 53 | |
| 54 | config SERIRQ_CONTINUOUS_MODE |
| 55 | bool |
| 56 | default n |
| 57 | help |
| 58 | If you set this option to y, the serial IRQ machine will be |
| 59 | operated in continuous mode. |
| 60 | |
Patrick Georgi | 9aeb694 | 2012-10-05 21:54:38 +0200 | [diff] [blame] | 61 | config HPET_MIN_TICKS |
| 62 | hex |
| 63 | default 0x80 |
| 64 | |
Nico Huber | a15cd66 | 2013-06-19 16:16:05 +0200 | [diff] [blame] | 65 | config HAVE_IFD_BIN |
| 66 | bool |
| 67 | default y |
| 68 | |
| 69 | config BUILD_WITH_FAKE_IFD |
| 70 | bool "Build with a fake IFD" |
| 71 | default y if !HAVE_IFD_BIN |
| 72 | help |
| 73 | If you don't have an Intel Firmware Descriptor (ifd.bin) for your |
| 74 | board, you can select this option and coreboot will build without it. |
| 75 | Though, the resulting coreboot.rom will not contain all parts required |
| 76 | to get coreboot running on your board. You can however write only the |
| 77 | BIOS section to your board's flash ROM and keep the other sections |
| 78 | untouched. Unfortunately the current version of flashrom doesn't |
| 79 | support this yet. But there is a patch pending [1]. |
| 80 | |
| 81 | WARNING: Never write a complete coreboot.rom to your flash ROM if it |
Martin Roth | 595e777 | 2015-04-26 18:53:26 -0600 | [diff] [blame] | 82 | was built with a fake IFD. It just won't work. |
Nico Huber | a15cd66 | 2013-06-19 16:16:05 +0200 | [diff] [blame] | 83 | |
Martin Roth | 595e777 | 2015-04-26 18:53:26 -0600 | [diff] [blame] | 84 | [1] http://www.flashrom.org/pipermail/flashrom/2013-June/011083.html |
Nico Huber | a15cd66 | 2013-06-19 16:16:05 +0200 | [diff] [blame] | 85 | |
| 86 | config IFD_BIOS_SECTION |
| 87 | depends on BUILD_WITH_FAKE_IFD |
| 88 | string |
| 89 | default "" |
| 90 | |
| 91 | config IFD_ME_SECTION |
| 92 | depends on BUILD_WITH_FAKE_IFD |
| 93 | string |
| 94 | default "" |
| 95 | |
| 96 | config IFD_GBE_SECTION |
| 97 | depends on BUILD_WITH_FAKE_IFD |
| 98 | string |
| 99 | default "" |
| 100 | |
| 101 | config IFD_PLATFORM_SECTION |
| 102 | depends on BUILD_WITH_FAKE_IFD |
| 103 | string |
| 104 | default "" |
| 105 | |
| 106 | config IFD_BIN_PATH |
| 107 | string "Path to intel firmware descriptor" |
| 108 | depends on !BUILD_WITH_FAKE_IFD |
Patrick Georgi | 26e24cc | 2015-05-05 22:27:25 +0200 | [diff] [blame] | 109 | default "3rdparty/blobs/mainboard/$(MAINBOARDDIR)/descriptor.bin" |
Nico Huber | a15cd66 | 2013-06-19 16:16:05 +0200 | [diff] [blame] | 110 | |
Nico Huber | ea6d6e8c | 2013-05-14 15:14:08 +0200 | [diff] [blame] | 111 | config HAVE_GBE_BIN |
| 112 | bool "Add gigabit ethernet firmware" |
| 113 | default n |
| 114 | help |
| 115 | The integrated gigabit ethernet controller needs a firmware file. |
| 116 | Select this if you are going to use the PCH integrated controller |
| 117 | and have the firmware. |
| 118 | |
| 119 | config GBE_BIN_PATH |
| 120 | string "Path to gigabit ethernet firmware" |
| 121 | depends on HAVE_GBE_BIN |
Patrick Georgi | 26e24cc | 2015-05-05 22:27:25 +0200 | [diff] [blame] | 122 | default "3rdparty/blobs/mainboard/$(MAINBOARDDIR)/gbe.bin" |
Nico Huber | ea6d6e8c | 2013-05-14 15:14:08 +0200 | [diff] [blame] | 123 | |
Nico Huber | 99fd30e | 2013-06-19 15:57:34 +0200 | [diff] [blame] | 124 | config HAVE_ME_BIN |
| 125 | bool "Add Intel Management Engine firmware" |
| 126 | default y |
| 127 | help |
| 128 | The Intel processor in the selected system requires a special firmware |
| 129 | for an integrated controller called Management Engine (ME). The ME |
Patrick Georgi | 26e24cc | 2015-05-05 22:27:25 +0200 | [diff] [blame] | 130 | firmware might be provided in coreboot's 3rdparty/blobs repository. If |
Nico Huber | 99fd30e | 2013-06-19 15:57:34 +0200 | [diff] [blame] | 131 | not and if you don't have the firmware elsewhere, you can still |
| 132 | build coreboot without it. In this case however, you'll have to make |
| 133 | sure that you don't overwrite your ME firmware on your flash ROM. |
| 134 | |
Patrick Georgi | 3cc151e | 2013-06-13 15:07:02 +0200 | [diff] [blame] | 135 | config ME_BIN_PATH |
| 136 | string "Path to management engine firmware" |
Nico Huber | 99fd30e | 2013-06-19 15:57:34 +0200 | [diff] [blame] | 137 | depends on HAVE_ME_BIN |
Patrick Georgi | 26e24cc | 2015-05-05 22:27:25 +0200 | [diff] [blame] | 138 | default "3rdparty/blobs/mainboard/$(MAINBOARDDIR)/me.bin" |
Patrick Georgi | 3cc151e | 2013-06-13 15:07:02 +0200 | [diff] [blame] | 139 | |
Stefan Reinauer | 7004b7c | 2012-10-31 17:30:13 -0700 | [diff] [blame] | 140 | config LOCK_MANAGEMENT_ENGINE |
| 141 | bool "Lock Management Engine section" |
Nico Huber | a15cd66 | 2013-06-19 16:16:05 +0200 | [diff] [blame] | 142 | depends on !BUILD_WITH_FAKE_IFD |
Stefan Reinauer | 7004b7c | 2012-10-31 17:30:13 -0700 | [diff] [blame] | 143 | default n |
| 144 | help |
| 145 | The Intel Management Engine supports preventing write accesses |
| 146 | from the host to the Management Engine section in the firmware |
| 147 | descriptor. If the ME section is locked, it can only be overwritten |
| 148 | with an external SPI flash programmer. You will want this if you |
| 149 | want to increase security of your ROM image once you are sure |
| 150 | that the ME firmware is no longer going to change. |
| 151 | |
| 152 | If unsure, say N. |
| 153 | |
Vladimir Serbinenko | d3b194e | 2015-05-12 12:39:53 +0200 | [diff] [blame^] | 154 | endif |
| 155 | |
| 156 | if SOUTHBRIDGE_INTEL_BD82X6X || SOUTHBRIDGE_INTEL_C216 || SOUTHBRIDGE_INTEL_IBEXPEAK |
| 157 | |
| 158 | choice |
| 159 | prompt "Flash ROM locking on S3 resume" |
| 160 | default LOCK_SPI_ON_RESUME_NONE |
| 161 | |
| 162 | config LOCK_SPI_ON_RESUME_NONE |
| 163 | bool "Don't lock ROM sections on S3 resume" |
| 164 | |
| 165 | config LOCK_SPI_ON_RESUME_RO |
Nico Huber | d1fb564 | 2013-07-01 16:02:36 +0200 | [diff] [blame] | 166 | bool "Lock all flash ROM sections on S3 resume" |
Nico Huber | d1fb564 | 2013-07-01 16:02:36 +0200 | [diff] [blame] | 167 | help |
| 168 | If the flash ROM shall be protected against write accesses from the |
| 169 | operating system (OS), the locking procedure has to be repeated after |
| 170 | each resume from S3. Select this if you never want to update the flash |
| 171 | ROM from within your OS. Notice: Even with this option, the write lock |
| 172 | has still to be enabled on the normal boot path (e.g. by the payload). |
| 173 | |
Vladimir Serbinenko | d3b194e | 2015-05-12 12:39:53 +0200 | [diff] [blame^] | 174 | config LOCK_SPI_ON_RESUME_NO_ACCESS |
| 175 | bool "Lock and disable reads all flash ROM sections on S3 resume" |
| 176 | help |
| 177 | If the flash ROM shall be protected against all accesses from the |
| 178 | operating system (OS), the locking procedure has to be repeated after |
| 179 | each resume from S3. Select this if you never want to update the flash |
| 180 | ROM from within your OS. Notice: Even with this option, the lock |
| 181 | has still to be enabled on the normal boot path (e.g. by the payload). |
| 182 | |
| 183 | endchoice |
| 184 | |
Stefan Reinauer | 8e07382 | 2012-04-04 00:07:22 +0200 | [diff] [blame] | 185 | endif |