blob: e33d08c7a1794f278884844cc778cb66c5cab418 [file] [log] [blame]
Yidi Lin3d7b6062015-07-31 17:10:40 +08001/*
2 * This file is part of the coreboot project.
3 *
4 * Copyright 2015 MediaTek Inc.
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; version 2 of the License.
9 *
10 * This program is distributed in the hope that it will be useful,
11 * but WITHOUT ANY WARRANTY; without even the implied warranty of
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 * GNU General Public License for more details.
Yidi Lin3d7b6062015-07-31 17:10:40 +080014 */
15
16#include <arch/cache.h>
17#include <arch/io.h>
18#include <boardid.h>
19#include <boot/coreboot_tables.h>
Jitao Shi4a04a7b2016-01-08 16:02:13 +080020#include <bootmode.h>
21#include <console/console.h>
Koro Chen9733ba52015-07-31 17:11:04 +080022#include <delay.h>
Yidi Lin3d7b6062015-07-31 17:10:40 +080023#include <device/device.h>
Jitao Shi4a04a7b2016-01-08 16:02:13 +080024#include <drivers/parade/ps8640/ps8640.h>
25#include <edid.h>
Yidi Lin3d7b6062015-07-31 17:10:40 +080026
CC Ma72980b12015-09-15 17:33:38 +080027#include <elog.h>
Koro Chen9733ba52015-07-31 17:11:04 +080028#include <gpio.h>
henryc.chen316ded82016-03-11 14:55:30 +080029#include <soc/da9212.h>
Jitao Shi4a04a7b2016-01-08 16:02:13 +080030#include <soc/ddp.h>
31#include <soc/dsi.h>
jun.gaof059e972015-12-17 16:59:55 +080032#include <soc/i2c.h>
henryc.chen316ded82016-03-11 14:55:30 +080033#include <soc/mt6311.h>
Koro Chen9733ba52015-07-31 17:11:04 +080034#include <soc/mt6391.h>
35#include <soc/mtcmos.h>
36#include <soc/pinmux.h>
37#include <soc/pll.h>
Ben Loka7379402015-07-31 17:11:11 +080038#include <soc/usb.h>
CC Ma72980b12015-09-15 17:33:38 +080039#include <vendorcode/google/chromeos/chromeos.h>
Koro Chen9733ba52015-07-31 17:11:04 +080040
henryc.chen316ded82016-03-11 14:55:30 +080041enum {
42 CODEC_I2C_BUS = 0,
43 EXT_BUCK_I2C_BUS = 1,
44};
45
46static void configure_ext_buck(void)
Jimmy Huang27eba672015-07-31 17:11:00 +080047{
henryc.chen316ded82016-03-11 14:55:30 +080048 mtk_i2c_bus_init(EXT_BUCK_I2C_BUS);
jun.gaof059e972015-12-17 16:59:55 +080049
Julius Werner9a570952016-03-14 20:12:18 -070050 switch (board_id() + CONFIG_BOARD_ID_ADJUSTMENT) {
henryc.chen70b30442015-12-23 11:45:29 +080051 case 3:
52 case 4:
Jimmy Huang27eba672015-07-31 17:11:00 +080053 /* rev-3 and rev-4 use mt6311 as external buck */
henryc.chen316ded82016-03-11 14:55:30 +080054 gpio_output(PAD_EINT15, 1);
55 udelay(500);
56 mt6311_probe(EXT_BUCK_I2C_BUS);
Jimmy Huang27eba672015-07-31 17:11:00 +080057 break;
henryc.chen70b30442015-12-23 11:45:29 +080058 case 2:
59 default:
60 /* rev-2 and rev-5 use da9212 as external buck */
henryc.chen316ded82016-03-11 14:55:30 +080061 mt6391_gpio_output(MT6391_KP_ROW3, 1); /* DA9212_IC_EN */
62 mt6391_gpio_output(MT6391_KP_ROW4, 1); /* DA9212_EN_A */
63 udelay(500); /* add 500us delay for powering on da9212 */
64 da9212_probe(EXT_BUCK_I2C_BUS);
henryc.chen70b30442015-12-23 11:45:29 +080065 break;
Jimmy Huang27eba672015-07-31 17:11:00 +080066 }
67}
68
YH Huang5d687ad2016-07-14 11:49:01 +080069static void configure_touchscreen(void)
70{
71 /* Pull low reset gpio for 500us and then pull high */
72 if (board_id() + CONFIG_BOARD_ID_ADJUSTMENT >= 7) {
73 gpio_output(PAD_PCM_SYNC, 0);
74 udelay(500);
75 gpio_output(PAD_PCM_SYNC, 1);
76 }
77}
78
Koro Chen9733ba52015-07-31 17:11:04 +080079static void configure_audio(void)
80{
81 mtcmos_audio_power_on();
82
Koro Chen603cb852015-12-30 17:50:56 +080083 /* vgp1 set to 1.8V */
84 mt6391_configure_ldo(LDO_VCAMD, LDO_1P8);
85 /* delay 1ms for realtek's power sequence request */
86 mdelay(1);
87 /* vcama set to 1.8V */
88 mt6391_configure_ldo(LDO_VCAMA, LDO_1P8);
Koro Chen9733ba52015-07-31 17:11:04 +080089
90 /* reset ALC5676 */
Julius Werner9a570952016-03-14 20:12:18 -070091 if (board_id() + CONFIG_BOARD_ID_ADJUSTMENT < 5)
Koro Chena9f65292015-12-30 17:31:44 +080092 gpio_output(PAD_LCM_RST, 1);
Koro Chen9733ba52015-07-31 17:11:04 +080093
94 /* SoC I2S */
95 gpio_set_mode(PAD_I2S0_LRCK, PAD_I2S0_LRCK_FUNC_I2S1_WS);
96 gpio_set_mode(PAD_I2S0_BCK, PAD_I2S0_BCK_FUNC_I2S1_BCK);
97 gpio_set_mode(PAD_I2S0_MCK, PAD_I2S0_MCK_FUNC_I2S1_MCK);
98 gpio_set_mode(PAD_I2S0_DATA0, PAD_I2S0_DATA0_FUNC_I2S1_DO_1);
99 gpio_set_mode(PAD_I2S0_DATA1, PAD_I2S0_DATA1_FUNC_I2S2_DI_2);
Koro Chen9733ba52015-07-31 17:11:04 +0800100 /* codec ext MCLK ON */
101 mt6391_gpio_output(MT6391_KP_COL4, 1);
Yidi Lin19318dd2016-03-16 16:59:17 +0800102
103 switch (board_id() + CONFIG_BOARD_ID_ADJUSTMENT) {
104 case 2:
105 case 3:
106 case 4:
107 mt6391_gpio_output(MT6391_KP_COL5, 1);
108 break;
109 case 5:
110 case 6:
111 gpio_set_mode(PAD_UCTS0, PAD_UCTS0_FUNC_I2S2_DI_1);
112 mt6391_gpio_output(MT6391_KP_COL5, 1);
113 break;
114 default:
115 break;
116 }
Koro Chen9733ba52015-07-31 17:11:04 +0800117
jun.gaof059e972015-12-17 16:59:55 +0800118 /* Init i2c bus Timing register for audio codecs */
henryc.chen316ded82016-03-11 14:55:30 +0800119 mtk_i2c_bus_init(CODEC_I2C_BUS);
jun.gaof059e972015-12-17 16:59:55 +0800120
Koro Chen9733ba52015-07-31 17:11:04 +0800121 /* set I2S clock to 48KHz */
122 mt_pll_set_aud_div(48 * KHz);
123}
124
Ben Loka7379402015-07-31 17:11:11 +0800125static void configure_usb(void)
126{
127 setup_usb_host();
128
Julius Werner9a570952016-03-14 20:12:18 -0700129 if (board_id() + CONFIG_BOARD_ID_ADJUSTMENT > 3) {
Yidi Lin358f66a2016-01-11 10:05:46 +0800130 /* Enable current limit */
Ben Loka7379402015-07-31 17:11:11 +0800131 gpio_output(PAD_CM2MCLK, 1);
Yidi Lin358f66a2016-01-11 10:05:46 +0800132 /* Configure USB OC pins*/
133 gpio_input_pullup(PAD_MSDC3_DSL);
134 gpio_input_pullup(PAD_CMPCLK);
Yidi Lin19318dd2016-03-16 16:59:17 +0800135 if (board_id() + CONFIG_BOARD_ID_ADJUSTMENT < 7)
136 gpio_input_pullup(PAD_PCM_SYNC);
Yidi Lin358f66a2016-01-11 10:05:46 +0800137 }
138
Yidi Lin19318dd2016-03-16 16:59:17 +0800139 if (board_id() + CONFIG_BOARD_ID_ADJUSTMENT > 4 &&
140 board_id() + CONFIG_BOARD_ID_ADJUSTMENT < 7)
141 {
Yidi Lin358f66a2016-01-11 10:05:46 +0800142 /* USB 2.0 type A port over current interrupt pin(low active) */
143 gpio_input_pullup(PAD_UCTS2);
144 /* USB 2.0 type A port BC1.2 STATUS(low active) */
145 gpio_input_pullup(PAD_AUD_DAT_MISO);
146 }
Ben Loka7379402015-07-31 17:11:11 +0800147}
148
Ben Lok7d7dc202016-01-08 13:10:34 +0800149static void configure_usb_hub(void)
150{
151 /* set usb hub reset pin (low active) to high */
Julius Werner9a570952016-03-14 20:12:18 -0700152 if (board_id() + CONFIG_BOARD_ID_ADJUSTMENT > 4)
Ben Lok7d7dc202016-01-08 13:10:34 +0800153 gpio_output(PAD_UTXD3, 1);
154}
155
YH Huang1fcee362015-07-31 17:11:07 +0800156/* Setup backlight control pins as output pin and power-off by default */
157static void configure_backlight(void)
158{
Yidi Lin0443ecc2015-12-28 16:40:54 +0800159 /* Configure PANEL_LCD_POWER_EN */
Julius Werner9a570952016-03-14 20:12:18 -0700160 switch (board_id() + CONFIG_BOARD_ID_ADJUSTMENT) {
YH Huang1fcee362015-07-31 17:11:07 +0800161 case 3:
Yidi Lin0443ecc2015-12-28 16:40:54 +0800162 gpio_output(PAD_UCTS2, 0);
YH Huang1fcee362015-07-31 17:11:07 +0800163 break;
164 case 4:
Yidi Lin0443ecc2015-12-28 16:40:54 +0800165 gpio_output(PAD_SRCLKENAI, 0);
166 break;
YH Huang1fcee362015-07-31 17:11:07 +0800167 default:
Yidi Lin0443ecc2015-12-28 16:40:54 +0800168 gpio_output(PAD_UTXD2, 0);
YH Huang1fcee362015-07-31 17:11:07 +0800169 break;
170 }
Yidi Lin0443ecc2015-12-28 16:40:54 +0800171
172 gpio_output(PAD_DISP_PWM0, 0); /* DISP_PWM0 */
173 gpio_output(PAD_PCM_TX, 0); /* PANEL_POWER_EN */
YH Huang1fcee362015-07-31 17:11:07 +0800174}
175
Jitao Shi8ea218b2016-01-11 19:24:37 +0800176static void configure_display(void)
177{
178 mtcmos_display_power_on();
179
Yidi Lin19318dd2016-03-16 16:59:17 +0800180 /* board from Rev2 */
181 gpio_output(PAD_CMMCLK, 1); /* PANEL_3V3_ENABLE */
182 /* vgp2 set to 3.3V for ps8640 */
183 mt6391_configure_ldo(LDO_VGP2, LDO_3P3);
184 gpio_output(PAD_URTS0, 0); /* PS8640_SYSRSTN */
185 /* PS8640_1V2_ENABLE */
186 if (board_id() + CONFIG_BOARD_ID_ADJUSTMENT == 4)
187 gpio_output(PAD_SRCLKENAI2, 1);
188 else
189 gpio_output(PAD_URTS2, 1);
190 /* delay 2ms for vgp2 and PS8640_1V2_ENABLE stable */
191 mdelay(2);
192 /* PS8640_PDN */
193 if (board_id() + CONFIG_BOARD_ID_ADJUSTMENT > 4)
194 gpio_output(PAD_LCM_RST, 1);
195 else
196 gpio_output(PAD_UCTS0, 1);
197 gpio_output(PAD_PCM_CLK, 1); /* PS8640_MODE_CONF */
198 gpio_output(PAD_URTS0, 1); /* PS8640_SYSRSTN */
199 /* for level shift(1.8V to 3.3V) on */
200 udelay(100);
Jitao Shi8ea218b2016-01-11 19:24:37 +0800201}
202
Jitao Shi4a04a7b2016-01-08 16:02:13 +0800203static void display_startup(void)
204{
205 struct edid edid;
Yidi Lin19318dd2016-03-16 16:59:17 +0800206 u8 i2c_bus, i2c_addr;
Jitao Shi4a04a7b2016-01-08 16:02:13 +0800207 int ret;
208
Yidi Lin19318dd2016-03-16 16:59:17 +0800209 if (board_id() + CONFIG_BOARD_ID_ADJUSTMENT > 6) {
210 i2c_bus = 0;
211 i2c_addr = 0x8;
212 } else {
Jitao Shi4a04a7b2016-01-08 16:02:13 +0800213 i2c_bus = 4;
Yidi Lin19318dd2016-03-16 16:59:17 +0800214 i2c_addr = 0x18;
Jitao Shi4a04a7b2016-01-08 16:02:13 +0800215 }
Yidi Lin19318dd2016-03-16 16:59:17 +0800216
Jitao Shi4a04a7b2016-01-08 16:02:13 +0800217 mtk_i2c_bus_init(i2c_bus);
218
Yidi Lin19318dd2016-03-16 16:59:17 +0800219 ps8640_init(i2c_bus, i2c_addr);
220 if (ps8640_get_edid(i2c_bus, i2c_addr, &edid)) {
Jitao Shi4a04a7b2016-01-08 16:02:13 +0800221 printk(BIOS_ERR, "Can't get panel's edid\n");
222 return;
223 }
224
225 edid.x_resolution = edid.mode.ha;
226 edid.y_resolution = edid.mode.va;
227 edid.bytes_per_line = edid.mode.ha * edid.framebuffer_bits_per_pixel /
228 8;
229
230 mtk_ddp_init();
231 ret = mtk_dsi_init(MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_VIDEO_SYNC_PULSE,
232 MIPI_DSI_FMT_RGB888, 4, &edid);
233 if (ret < 0) {
234 printk(BIOS_ERR, "dsi init fail\n");
235 return;
236 }
237
238 mtk_ddp_mode_set(&edid);
239
240 set_vbe_mode_info_valid(&edid, (uintptr_t)0);
241}
242
Yidi Lin3d7b6062015-07-31 17:10:40 +0800243static void mainboard_init(device_t dev)
244{
Ben Loka7379402015-07-31 17:11:11 +0800245 /* TP_SHIFT_EN: Enables the level shifter for I2C bus 4 (TPAD), which
246 * also contains the PS8640 eDP brige and the USB hub.
247 */
Julius Werner9a570952016-03-14 20:12:18 -0700248 if (board_id() + CONFIG_BOARD_ID_ADJUSTMENT < 5)
Yidi Lincd6aac12015-12-28 17:22:33 +0800249 mt6391_gpio_output(MT6391_KP_ROW2, 1);
Ben Loka7379402015-07-31 17:11:11 +0800250
Yidi Linb9b2c6f2015-11-13 16:21:48 +0800251 /* Config SD card detection pin */
252 gpio_input(PAD_EINT1); /* SD_DET */
253
Koro Chen9733ba52015-07-31 17:11:04 +0800254 configure_audio();
Martin Rothc7dfbe22016-07-22 11:15:12 -0600255
256 /* fix dsi lp mode is half voltage attenuation */
257 mtk_dsi_pin_drv_ctrl();
258
Jitao Shi4a04a7b2016-01-08 16:02:13 +0800259 if (display_init_required()) {
260 configure_backlight();
Jitao Shi8ea218b2016-01-11 19:24:37 +0800261 configure_display();
Jitao Shi4a04a7b2016-01-08 16:02:13 +0800262 display_startup();
263 } else {
264 printk(BIOS_INFO, "Skipping display init.\n");
265 }
Ben Loka7379402015-07-31 17:11:11 +0800266 configure_usb();
Ben Lok7d7dc202016-01-08 13:10:34 +0800267 configure_usb_hub();
henryc.chen316ded82016-03-11 14:55:30 +0800268 configure_ext_buck();
YH Huang5d687ad2016-07-14 11:49:01 +0800269 configure_touchscreen();
CC Ma72980b12015-09-15 17:33:38 +0800270
271 elog_init();
Julius Wernerc7135942016-03-23 16:08:11 -0700272 elog_add_watchdog_reset();
CC Ma72980b12015-09-15 17:33:38 +0800273 elog_add_boot_reason();
Yidi Lin3d7b6062015-07-31 17:10:40 +0800274}
275
276static void mainboard_enable(device_t dev)
277{
278 dev->ops->init = &mainboard_init;
279}
280
281struct chip_operations mainboard_ops = {
282 .name = "oak",
283 .enable_dev = mainboard_enable,
284};