blob: ff890a265f14ab2e8354edc66d270d9b8afc293b [file] [log] [blame]
Angel Pons182dbde2020-04-02 23:49:05 +02001/* SPDX-License-Identifier: GPL-2.0-only */
Patrick Georgie72a8a32012-11-06 11:05:09 +01002
3#include <console/console.h>
4#include <device/device.h>
5#include <device/pci.h>
6#include <device/pci_ids.h>
7#include <device/pci_ops.h>
Kyösti Mälkki13f66502019-03-03 08:01:05 +02008#include <device/mmio.h>
Patrick Georgie72a8a32012-11-06 11:05:09 +01009#include <delay.h>
Vladimir Serbinenko75c83872014-09-05 01:01:31 +020010#include <device/azalia_device.h>
Kyösti Mälkki12b121c2019-08-18 16:33:39 +030011#include "chip.h"
Patrick Georgie72a8a32012-11-06 11:05:09 +010012#include "i82801ix.h"
13
Kevin Paul Herbertbde6d302014-12-24 18:43:20 -080014static int codec_detect(u8 *base)
Patrick Georgie72a8a32012-11-06 11:05:09 +010015{
16 u32 reg32;
17
Angel Pons2e0053b2020-12-05 19:06:55 +010018 if (azalia_enter_reset(base) < 0)
Patrick Georgie72a8a32012-11-06 11:05:09 +010019 goto no_codec;
20
Angel Pons7f839f62020-12-05 19:02:14 +010021 if (azalia_exit_reset(base) < 0)
Patrick Georgie72a8a32012-11-06 11:05:09 +010022 goto no_codec;
23
Elyes HAOUAS6ea24ff2020-08-11 09:21:24 +020024 /* Read in Codec location (BAR + 0xe)[2..0] */
Elyes HAOUASe5954ba2020-08-03 15:35:47 +020025 reg32 = read32(base + HDA_STATESTS_REG);
Patrick Georgie72a8a32012-11-06 11:05:09 +010026 reg32 &= 0x0f;
27 if (!reg32)
28 goto no_codec;
29
30 return reg32;
31
32no_codec:
Angel Pons2e0053b2020-12-05 19:06:55 +010033 /* Codec not found, put HDA back in reset */
34 azalia_enter_reset(base);
Patrick Georgie72a8a32012-11-06 11:05:09 +010035 printk(BIOS_DEBUG, "Azalia: No codec!\n");
36 return 0;
37}
38
Elyes HAOUAS6ea24ff2020-08-11 09:21:24 +020039/*
40 * Wait 50usec for the codec to indicate it is ready.
41 * No response would imply that the codec is non-operative.
Patrick Georgie72a8a32012-11-06 11:05:09 +010042 */
43
Kevin Paul Herbertbde6d302014-12-24 18:43:20 -080044static int wait_for_ready(u8 *base)
Patrick Georgie72a8a32012-11-06 11:05:09 +010045{
Angel Ponsc9d63332020-06-21 15:38:29 +020046 /* Use a 50 usec timeout - the Linux kernel uses the same duration */
Patrick Georgie72a8a32012-11-06 11:05:09 +010047 int timeout = 50;
48
Elyes HAOUASba28e8d2016-08-31 19:22:16 +020049 while (timeout--) {
Kevin Paul Herbertbde6d302014-12-24 18:43:20 -080050 u32 reg32 = read32(base + HDA_ICII_REG);
Patrick Georgie72a8a32012-11-06 11:05:09 +010051 if (!(reg32 & HDA_ICII_BUSY))
52 return 0;
53 udelay(1);
54 }
55
56 return -1;
57}
58
Elyes HAOUAS6ea24ff2020-08-11 09:21:24 +020059/*
60 * Wait 50usec for the codec to indicate that it accepted the previous command.
61 * No response would imply that the code is non-operative.
Patrick Georgie72a8a32012-11-06 11:05:09 +010062 */
63
Kevin Paul Herbertbde6d302014-12-24 18:43:20 -080064static int wait_for_valid(u8 *base)
Patrick Georgie72a8a32012-11-06 11:05:09 +010065{
66 u32 reg32;
Elyes HAOUAS6ea24ff2020-08-11 09:21:24 +020067 /* Use a 50 usec timeout - the Linux kernel uses the same duration */
68 int timeout = 50;
Patrick Georgie72a8a32012-11-06 11:05:09 +010069
70 /* Send the verb to the codec */
Elyes HAOUASe5954ba2020-08-03 15:35:47 +020071 reg32 = read32(base + HDA_ICII_REG);
72 reg32 |= HDA_ICII_BUSY | HDA_ICII_VALID;
73 write32(base + HDA_ICII_REG, reg32);
Patrick Georgie72a8a32012-11-06 11:05:09 +010074
Elyes HAOUASba28e8d2016-08-31 19:22:16 +020075 while (timeout--) {
Patrick Georgie72a8a32012-11-06 11:05:09 +010076 reg32 = read32(base + HDA_ICII_REG);
Angel Ponsc9d63332020-06-21 15:38:29 +020077 if ((reg32 & (HDA_ICII_VALID | HDA_ICII_BUSY)) == HDA_ICII_VALID)
Patrick Georgie72a8a32012-11-06 11:05:09 +010078 return 0;
79 udelay(1);
80 }
81
82 return -1;
83}
84
Kevin Paul Herbertbde6d302014-12-24 18:43:20 -080085static void codec_init(struct device *dev, u8 *base, int addr)
Patrick Georgie72a8a32012-11-06 11:05:09 +010086{
87 u32 reg32;
88 const u32 *verb;
89 u32 verb_size;
90 int i;
91
Angel Ponsaaa8ab72020-06-21 15:33:24 +020092 printk(BIOS_DEBUG, "Azalia: Initializing codec #%d\n", addr);
Patrick Georgie72a8a32012-11-06 11:05:09 +010093
94 /* 1 */
Angel Pons554713e2020-10-24 23:23:07 +020095 if (wait_for_ready(base) < 0) {
Elyes HAOUAS6ea24ff2020-08-11 09:21:24 +020096 printk(BIOS_DEBUG, " codec not ready.\n");
Patrick Georgie72a8a32012-11-06 11:05:09 +010097 return;
Elyes HAOUAS6ea24ff2020-08-11 09:21:24 +020098 }
Patrick Georgie72a8a32012-11-06 11:05:09 +010099
100 reg32 = (addr << 28) | 0x000f0000;
Elyes HAOUASe5954ba2020-08-03 15:35:47 +0200101 write32(base + HDA_IC_REG, reg32);
Patrick Georgie72a8a32012-11-06 11:05:09 +0100102
Angel Pons554713e2020-10-24 23:23:07 +0200103 if (wait_for_valid(base) < 0) {
Elyes HAOUAS6ea24ff2020-08-11 09:21:24 +0200104 printk(BIOS_DEBUG, " codec not valid.\n");
Patrick Georgie72a8a32012-11-06 11:05:09 +0100105 return;
Elyes HAOUAS6ea24ff2020-08-11 09:21:24 +0200106 }
Patrick Georgie72a8a32012-11-06 11:05:09 +0100107
108 /* 2 */
Elyes HAOUAS6ea24ff2020-08-11 09:21:24 +0200109 reg32 = read32(base + HDA_IR_REG);
Patrick Georgie72a8a32012-11-06 11:05:09 +0100110 printk(BIOS_DEBUG, "Azalia: codec viddid: %08x\n", reg32);
Angel Ponsd425ddd2020-12-05 18:22:58 +0100111 verb_size = azalia_find_verb(cim_verb_data, cim_verb_data_size, reg32, &verb);
Patrick Georgie72a8a32012-11-06 11:05:09 +0100112
113 if (!verb_size) {
114 printk(BIOS_DEBUG, "Azalia: No verb!\n");
115 return;
116 }
117 printk(BIOS_DEBUG, "Azalia: verb_size: %d\n", verb_size);
118
119 /* 3 */
120 for (i = 0; i < verb_size; i++) {
Angel Pons554713e2020-10-24 23:23:07 +0200121 if (wait_for_ready(base) < 0)
Patrick Georgie72a8a32012-11-06 11:05:09 +0100122 return;
123
Elyes HAOUASe5954ba2020-08-03 15:35:47 +0200124 write32(base + HDA_IC_REG, verb[i]);
Patrick Georgie72a8a32012-11-06 11:05:09 +0100125
Angel Pons554713e2020-10-24 23:23:07 +0200126 if (wait_for_valid(base) < 0)
Patrick Georgie72a8a32012-11-06 11:05:09 +0100127 return;
128 }
129 printk(BIOS_DEBUG, "Azalia: verb loaded.\n");
130}
131
Kevin Paul Herbertbde6d302014-12-24 18:43:20 -0800132static void codecs_init(struct device *dev, u8 *base, u32 codec_mask)
Patrick Georgie72a8a32012-11-06 11:05:09 +0100133{
134 int i;
Elyes HAOUAS6ea24ff2020-08-11 09:21:24 +0200135
Patrick Georgie72a8a32012-11-06 11:05:09 +0100136 for (i = 2; i >= 0; i--) {
137 if (codec_mask & (1 << i))
138 codec_init(dev, base, i);
139 }
140
141 for (i = 0; i < pc_beep_verbs_size; i++) {
Angel Pons554713e2020-10-24 23:23:07 +0200142 if (wait_for_ready(base) < 0)
Patrick Georgie72a8a32012-11-06 11:05:09 +0100143 return;
144
Elyes HAOUASe5954ba2020-08-03 15:35:47 +0200145 write32(base + HDA_IC_REG, pc_beep_verbs[i]);
Patrick Georgie72a8a32012-11-06 11:05:09 +0100146
Angel Pons554713e2020-10-24 23:23:07 +0200147 if (wait_for_valid(base) < 0)
Patrick Georgie72a8a32012-11-06 11:05:09 +0100148 return;
149 }
150}
151
152static void azalia_init(struct device *dev)
153{
Kevin Paul Herbertbde6d302014-12-24 18:43:20 -0800154 u8 *base;
Patrick Georgie72a8a32012-11-06 11:05:09 +0100155 struct resource *res;
156 u32 codec_mask;
Patrick Georgie72a8a32012-11-06 11:05:09 +0100157
Patrick Georgie72a8a32012-11-06 11:05:09 +0100158 // ESD
Angel Pons67406472020-06-08 11:13:42 +0200159 pci_update_config32(dev, 0x134, ~0x00ff0000, 2 << 16);
Patrick Georgie72a8a32012-11-06 11:05:09 +0100160
161 // Link1 description
Angel Pons67406472020-06-08 11:13:42 +0200162 pci_update_config32(dev, 0x140, ~0x00ff0000, 2 << 16);
Patrick Georgie72a8a32012-11-06 11:05:09 +0100163
164 // Port VC0 Resource Control Register
Angel Pons67406472020-06-08 11:13:42 +0200165 pci_update_config32(dev, 0x114, ~0x000000ff, 1);
Patrick Georgie72a8a32012-11-06 11:05:09 +0100166
167 // VCi traffic class
Angel Pons67406472020-06-08 11:13:42 +0200168 pci_or_config8(dev, 0x44, 7 << 0); // TC7
Patrick Georgie72a8a32012-11-06 11:05:09 +0100169
170 // VCi Resource Control
Angel Pons67406472020-06-08 11:13:42 +0200171 pci_or_config32(dev, 0x120, (1 << 31) | (1 << 24) | (0x80 << 0)); /* VCi ID and map */
Patrick Georgie72a8a32012-11-06 11:05:09 +0100172
173 /* Set Bus Master */
Elyes HAOUASb9d2e222020-04-28 10:25:12 +0200174 pci_or_config16(dev, PCI_COMMAND, PCI_COMMAND_MASTER);
Patrick Georgie72a8a32012-11-06 11:05:09 +0100175
Angel Pons67406472020-06-08 11:13:42 +0200176 // Docking not supported
177 pci_and_config8(dev, 0x4d, (u8)~(1 << 7)); // Docking Status
Patrick Georgie72a8a32012-11-06 11:05:09 +0100178
179 /* Lock some R/WO bits by writing their current value. */
Angel Pons67406472020-06-08 11:13:42 +0200180 pci_update_config32(dev, 0x74, ~0, 0);
Patrick Georgie72a8a32012-11-06 11:05:09 +0100181
Elyes HAOUAS6ea24ff2020-08-11 09:21:24 +0200182 res = find_resource(dev, PCI_BASE_ADDRESS_0);
Patrick Georgie72a8a32012-11-06 11:05:09 +0100183 if (!res)
184 return;
185
Elyes HAOUAS6ea24ff2020-08-11 09:21:24 +0200186 // NOTE this will break as soon as the Azalia get's a bar above 4G.
187 // Is there anything we can do about it?
Kevin Paul Herbertbde6d302014-12-24 18:43:20 -0800188 base = res2mmio(res, 0, 0);
Patrick Rudolph4af2add2018-11-26 15:56:11 +0100189 printk(BIOS_DEBUG, "Azalia: base = %p\n", base);
Patrick Georgie72a8a32012-11-06 11:05:09 +0100190 codec_mask = codec_detect(base);
191
192 if (codec_mask) {
193 printk(BIOS_DEBUG, "Azalia: codec_mask = %02x\n", codec_mask);
194 codecs_init(dev, base, codec_mask);
195 }
196}
197
Patrick Georgie72a8a32012-11-06 11:05:09 +0100198static struct device_operations azalia_ops = {
199 .read_resources = pci_dev_read_resources,
200 .set_resources = pci_dev_set_resources,
201 .enable_resources = pci_dev_enable_resources,
202 .init = azalia_init,
Angel Pons1fc0edd2020-05-31 00:03:28 +0200203 .ops_pci = &pci_dev_ops_pci,
Patrick Georgie72a8a32012-11-06 11:05:09 +0100204};
205
206/* ICH9DH/ICH9DO/ICH9R/ICH9/ICH9M-E/ICH9M */
207static const struct pci_driver i82801ix_azalia __pci_driver = {
208 .ops = &azalia_ops,
209 .vendor = PCI_VENDOR_ID_INTEL,
Felix Singer7f8b0cd2019-11-10 11:04:08 +0100210 .device = PCI_DEVICE_ID_INTEL_82801IB_HD_AUDIO,
Patrick Georgie72a8a32012-11-06 11:05:09 +0100211};