Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 56abd4d878e226c1c4499fdc28901711e2f2a95c / src / northbridge / intel / sandybridge / raminit.c
  1. 56abd4d nb/intel/sandybridge/raminit: always use mrccache by Patrick Rudolph · 8 years ago
  2. 31d1959 nb/intel/sandybridge/raminit: die in toplevel function by Patrick Rudolph · 8 years ago
  3. 24a845b nb/intel/sandybridge/raminit: prepare raminit for fallback by Patrick Rudolph · 8 years ago
  4. 27e085a nb/intel/sandybridge/raminit: move ram training into seperate function by Patrick Rudolph · 8 years ago
  5. 735ecce nb/intel/sandybridge/raminit: move dimm_info into ramctr_timing by Patrick Rudolph · 8 years ago
  6. 81c5c76 northbridge/intel: move mrc_cache definition into a common header by Alexander Couzens · 8 years ago
  7. b97009e nb/intel/sandybridge/raminit: Fill SMBIOS type17 info by Patrick Rudolph · 8 years ago
  8. 9f3f915 nb/intel/sandybridge/romstage: Read fuse bits for max MEM Clk by Patrick Rudolph · 8 years ago
  9. 77e45d3 nb/intel/sandybridge/raminit: Make discover_timC_write non cyclic by Patrick Rudolph · 8 years ago
  10. d912f1d nb/intel/sandybridge/raminit: Adjust timB to prevent overflow by Patrick Rudolph · 8 years ago
  11. bd1fdc6 nb/intel/sandybridge/raminit: Add XMP support by Patrick Rudolph · 8 years ago
  12. a649a54 nb/intel/sandybridge/raminit: Improve logging by Patrick Rudolph · 8 years ago
  13. 0188b13 nb/intel/sandybridge/raminit: Add shift offset by Patrick Rudolph · 8 years ago
  14. ffbb3c0 Merge sandy/ivybridge romstage flow for MRC and non-MRC. by Vladimir Serbinenko · 8 years ago
  15. a1c3bed nb/intel/sandybridge/raminit: Fix two dimms per channel by Patrick Rudolph · 8 years ago
  16. 3141eac Revert "northbridge/intel/sandybridge: Fix random raminit failures" by Vladimir Serbinenko · 8 years ago
  17. 7e513d1 intel/sandybridge/raminit: fix ODT setting by Patrick Rudolph · 9 years ago
  18. a696ae7 intel/northbridge/sandy: raminit code cleanup by Patrick Rudolph · 9 years ago
  19. 9b51568 nb/intel/sandybridge/raminit: Factor out code into toggle_io_reset by Patrick Rudolph · 9 years ago
  20. 371d291 nb/intel/sandybridge/raminit: Comment the code by Patrick Rudolph · 9 years ago
  21. 9f1fbb9 northbridge/intel/sandybridge: Fix random raminit failures by Patrick Rudolph · 9 years ago
  22. a73b931 tree: drop last paragraph of GPL copyright header by Patrick Georgi · 9 years ago
  23. 9733e28 nb/intel/sandybridge/raminit: Add edge write discovery check by Patrick Rudolph · 9 years ago
  24. 3660c0f northbridge/intel/sandybridge: Enable PEG clock-gating on demand by Patrick Rudolph · 9 years ago
  25. ecf2eb4 sandybridge ivybridge: Treat native init as first class citizen by Alexandru Gagniuc · 9 years ago
  26. 899d13d cbfs: new API and better program loading by Aaron Durbin · 9 years ago
  27. b890a12 Remove address from GPLv2 headers by Patrick Georgi · 9 years ago
  28. a30f7e6 cbfs: correct types used for accessing files by Aaron Durbin · 9 years ago
  29. 546953c Replace hlt with halt() by Patrick Georgi · 10 years ago
  30. 743a218 nehalem sandy ivy: Check cbmem_add() result for MRC data by Kyösti Mälkki · 10 years ago
  31. 5687fc9 Declare recovery and developer modes outside ChromeOS by Kyösti Mälkki · 11 years ago
  32. 657e0be console: Move newline translation outside console_tx_byte by Kyösti Mälkki · 10 years ago
  33. 1d7541f console: Fix includes by Kyösti Mälkki · 10 years ago
  34. 7893848 Intel (sandy/ivy): Avoid calling cbmem_initialize() twice by Kyösti Mälkki · 11 years ago
  35. cb08e16 CBMEM intel: Define get_top_of_ram() once per chipset by Kyösti Mälkki · 11 years ago
  36. c2ee680 sandybridge: Use calls rather than asm to call to MRC. by Vladimir Serbinenko · 11 years ago
  37. 0af61b6 lib/cbfs_core.c: Supply size of file as well in cbfs_get_file_content by Vladimir Serbinenko · 11 years ago
  38. 50ecb9c usbdebug: Add option to disable console for romstage by Kyösti Mälkki · 11 years ago
  39. f8bf5a1 Revert "CBMEM: Always have early initialisation" by Kyösti Mälkki · 11 years ago
  40. de1fe7f CBMEM: Always have early initialisation by Kyösti Mälkki · 11 years ago
  41. f9f74af CBMEM x86: Unify get_cbmem_toc() by Kyösti Mälkki · 11 years ago
  42. 9e7806a usbdebug: Move ehci_debug_info allocation by Kyösti Mälkki · 11 years ago
  43. 24d1d4b x86: Unify arch/io.h and arch/romcc_io.h by Stefan Reinauer · 11 years ago
  44. a46a712 GPLv2 notice: Unify all files to just use one space in »MA 02110-1301« by Paul Menzel · 11 years ago
  45. 6fe0cab Extend CBFS to support arbitrary ROM source media. by Hung-Te Lin · 11 years ago
  46. 313ec9d Sandybridge: Set PEG clock gating by Marc Jones · 12 years ago
  47. 48a4a7f Provide MRC with a console printing callback function by Vadim Bendebury · 12 years ago
  48. c6b9f92 Add missing newline in error message by Stefan Reinauer · 12 years ago
  49. cf81b82 CMOS: Move MRC seed offset into upper bank by Duncan Laurie · 12 years ago
  50. d4ee808 sandybridge: reinitialize usbdebug after MRC by Sven Schnelle · 12 years ago
  51. 696262b More descriptive error messages in Sandybridge raminit code by Stefan Reinauer · 12 years ago
  52. 1244f4b Rework Sandybridge MRC cache handling by Stefan Reinauer · 12 years ago
  53. f125d80 Add missing newline to printk in Sandybridge init code by Stefan Reinauer · 12 years ago
  54. 7a3f36a Sandybridge: Display platform information early by Vadim Bendebury · 12 years ago
  55. 7b508dd Only send ME Dram Init Done message on Sandybridge by Duncan Laurie · 12 years ago
  56. 6ea86b1 Sandybridge: Temporarily disable MRC cache finding code by Stefan Reinauer · 12 years ago
  57. 00636b0 Add support for Intel Sandybridge CPU (northbridge part) by Stefan Reinauer · 12 years ago