Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
56abd4d878e226c1c4499fdc28901711e2f2a95c
/
src
/
northbridge
/
intel
56abd4d
nb/intel/sandybridge/raminit: always use mrccache
by Patrick Rudolph
· 8 years ago
31d1959
nb/intel/sandybridge/raminit: die in toplevel function
by Patrick Rudolph
· 8 years ago
24a845b
nb/intel/sandybridge/raminit: prepare raminit for fallback
by Patrick Rudolph
· 8 years ago
27e085a
nb/intel/sandybridge/raminit: move ram training into seperate function
by Patrick Rudolph
· 8 years ago
735ecce
nb/intel/sandybridge/raminit: move dimm_info into ramctr_timing
by Patrick Rudolph
· 8 years ago
264bf0b
cpu/x86/mtrr: move cache_ramstage() to its only user
by Aaron Durbin
· 8 years ago
2510e2a
northbridge/intel/i3100: Unify UDELAY selection
by Stefan Reinauer
· 8 years ago
e3fd63f
northbridge/intel/i82810: Unify UDELAY selection
by Stefan Reinauer
· 8 years ago
63db614
northbridge/intel/i82830: Unify UDELAY selection
by Stefan Reinauer
· 8 years ago
92fc072
northbridge/intel: move mrccache.c of sandybridge + haswell to common
by Alexander Couzens
· 8 years ago
81c5c76
northbridge/intel: move mrc_cache definition into a common header
by Alexander Couzens
· 8 years ago
f0ab23c
nortbridge/sandybridge/mrccache: parse the return code of flash->write
by Alexander Couzens
· 8 years ago
c7a1a3e
northbridge/i945/gma: Re-enable NVRAM tft_brightness
by Alexander Couzens
· 8 years ago
3d840d0
northbridge/intel/i440bx: Unify UDELAY selection
by Stefan Reinauer
· 8 years ago
0819a47
northbridge/intel/gm45: Use TSC for ramstage timer per default
by Stefan Reinauer
· 8 years ago
8e7928a
sandybridge/gma_lvds: support both Sandy&Ivy on one board
by Iru Cai
· 9 years ago
b97009e
nb/intel/sandybridge/raminit: Fill SMBIOS type17 info
by Patrick Rudolph
· 8 years ago
9f3f915
nb/intel/sandybridge/romstage: Read fuse bits for max MEM Clk
by Patrick Rudolph
· 9 years ago
77e45d3
nb/intel/sandybridge/raminit: Make discover_timC_write non cyclic
by Patrick Rudolph
· 8 years ago
d7ee9dd
northbridge/intel: add missing #include guards
by Iru Cai
· 8 years ago
d912f1d
nb/intel/sandybridge/raminit: Adjust timB to prevent overflow
by Patrick Rudolph
· 9 years ago
0e92bb0
tree wide: Convert "if (CONFIG_.*_TPM.*)" to "if (IS_ENABLED(...))"
by Denis 'GNUtoo' Carikli
· 8 years ago
bd1fdc6
nb/intel/sandybridge/raminit: Add XMP support
by Patrick Rudolph
· 9 years ago
a649a54
nb/intel/sandybridge/raminit: Improve logging
by Patrick Rudolph
· 9 years ago
e4f9d5c
nb/intel/sandybridge: Start PEG link training
by Patrick Rudolph
· 9 years ago
e8e66f4
southbridge/intel/bd82x6x: Use common gpio.c
by Patrick Rudolph
· 9 years ago
0188b13
nb/intel/sandybridge/raminit: Add shift offset
by Patrick Rudolph
· 9 years ago
bd82d18
sandybridge: Always include MRC if not using native RAM init.
by Vladimir Serbinenko
· 9 years ago
144eea0
Make MRC vs native a config rather than making a separate chipset for it.
by Vladimir Serbinenko
· 9 years ago
ffbb3c0
Merge sandy/ivybridge romstage flow for MRC and non-MRC.
by Vladimir Serbinenko
· 9 years ago
59ff340
Kconfig: Move defaults for CBFS_SIZE
by Martin Roth
· 9 years ago
b2eea81
sandybridge: Set all native gfx-related options in northbridge code.
by Vladimir Serbinenko
· 9 years ago
609bd94
ivy: Add a possiblity for mainboard early init.
by Vladimir Serbinenko
· 9 years ago
2dc15e9
Revert "northbridge/intel/peg: Disable unused ports"
by Nico Huber
· 9 years ago
0e06f5b
northbridge/intel/peg: Disable unused ports
by Patrick Rudolph
· 9 years ago
a1c3bed
nb/intel/sandybridge/raminit: Fix two dimms per channel
by Patrick Rudolph
· 9 years ago
3141eac
Revert "northbridge/intel/sandybridge: Fix random raminit failures"
by Vladimir Serbinenko
· 9 years ago
5680faf
nb/intel/x4x: Move to early cbmem
by Damien Zammit
· 9 years ago
216fc50
nb/intel/x4x: Cleanup gma.c
by Damien Zammit
· 9 years ago
d63115d
nb/intel/x4x: Tidy up raminit and fix msbpos() function
by Damien Zammit
· 9 years ago
fe9876a
nb/intel/x4x: Tidy up northbridge
by Damien Zammit
· 9 years ago
9fb08f5
nb/intel/x4x: Fix memory hole with both channels populated
by Damien Zammit
· 9 years ago
51fdb92
nb/intel/pineview: Native VGA init (CRT)
by Damien Zammit
· 9 years ago
2cfab90
nb/intel/pineview: Increase MMCONF decoding to 256 busses
by Damien Zammit
· 9 years ago
02f4764
nb/intel/pineview: Use macro names for memory base registers
by Damien Zammit
· 9 years ago
f564606
nb/intel/pineview: Fix decode_pciebar()
by Damien Zammit
· 9 years ago
fd277d8
header files: Fix guard name comments to match guard names
by Martin Roth
· 9 years ago
7e513d1
intel/sandybridge/raminit: fix ODT setting
by Patrick Rudolph
· 9 years ago
b851cc6
nb/intel/gm45: Backport configuration of panel power timings
by Nico Huber
· 9 years ago
c3571da
nb/intel/gm45: Drop unnecessary panel power handling
by Nico Huber
· 9 years ago
a696ae7
intel/northbridge/sandy: raminit code cleanup
by Patrick Rudolph
· 9 years ago
cbe3892
northbridge/intel/x4x: clean up includes
by Martin Roth
· 9 years ago
ee352cd
nb/intel/gm45: Convert gma.c to `if (IS_ENABLED(` style
by Nico Huber
· 9 years ago
2ed0aa2
Correct some common spelling mistakes
by Martin Roth
· 9 years ago
5aaeb27
nb/intel/gm45: Export low-power and (SFF) options
by Nico Huber
· 9 years ago
4b513a6
northbridge/intel/x4x: Native raminit
by Damien Zammit
· 9 years ago
43a1f78
northbridge/intel/x4x: Intel 4-series northbridge support
by Damien Zammit
· 9 years ago
35272fd
northbridge/intel ACPI: Remove unused Local method
by Martin Roth
· 9 years ago
07a1b28
x86 acpi: remove ALIGN_CURRENT macro
by Aaron Durbin
· 9 years ago
7c38e1e8
Remove #ifdef checks on Kconfig symbols
by Martin Roth
· 9 years ago
003d15c
northbridge/intel/pineview: Add native raminit
by Damien Zammit
· 9 years ago
f7060f1
northbridge/intel/pineview: Add remaining boilerplate code for northbridge
by Damien Zammit
· 9 years ago
6247793
northbridge/intel/pineview: Add minimal Pineview northbridge
by Damien Zammit
· 9 years ago
9b51568
nb/intel/sandybridge/raminit: Factor out code into toggle_io_reset
by Patrick Rudolph
· 9 years ago
371d291
nb/intel/sandybridge/raminit: Comment the code
by Patrick Rudolph
· 9 years ago
aad34cd
nb/intel/sandybridge: Fix PEG disablement
by Patrick Rudolph
· 9 years ago
240766a
nb/intel/sandybridge/northbridge: Initialize uma_memory_base in all cases
by Patrick Rudolph
· 9 years ago
9f1fbb9
northbridge/intel/sandybridge: Fix random raminit failures
by Patrick Rudolph
· 9 years ago
0dc6a1e
northbridge/intel/fsp_sandybridge: remove blank line
by Martin Roth
· 9 years ago
31f4d00
northbridge/intel: Add i89xx header file
by Marc Jones
· 9 years ago
593e7de
nb/intel/sandybridge: Limit GFX workaround to Sandy Bridge
by Nico Huber
· 9 years ago
9d9ce0d
nb/intel/sandybridge: Add ACPI DMAR table
by Nico Huber
· 9 years ago
bb9469c
nb/intel/sandybridge: Enable basic IOMMU support
by Nico Huber
· 9 years ago
e561f35
ACPI: Make DMAR flags settable
by Nico Huber
· 9 years ago
a73b931
tree: drop last paragraph of GPL copyright header
by Patrick Georgi
· 9 years ago
31ff120
Drop northbridge/i440lx
by Stefan Reinauer
· 9 years ago
e11f6c3
nb/intel/sandybridge/gma: add disable function
by Patrick Rudolph
· 9 years ago
fc70643
Intel: Move MCRS ResourceTemplate outside of _CRS method
by Martin Roth
· 9 years ago
bf6b83a
Revert "Remove sandybridge and ivybridge FSP code path"
by Martin Roth
· 9 years ago
86091f9
cpu/mtrr.h: Fix macro names for MTRR registers
by Alexandru Gagniuc
· 9 years ago
5856240
Revert "Remove FSP Rangeley SOC and mohonpeak board support"
by Martin Roth
· 9 years ago
62047d1
gma: Consolidate Intel IGD ACPI code some more
by Nico Huber
· 9 years ago
c48f5ef
Kill lvds_num_lanes
by Vladimir Serbinenko
· 9 years ago
551cff0
Derive lvds_dual_channel from EDID timings.
by Vladimir Serbinenko
· 9 years ago
9733e28
nb/intel/sandybridge/raminit: Add edge write discovery check
by Patrick Rudolph
· 9 years ago
2a510a7
northbridge/intel/sandybridge: Do not disable PEG by default
by Patrick Rudolph
· 9 years ago
3660c0f
northbridge/intel/sandybridge: Enable PEG clock-gating on demand
by Patrick Rudolph
· 9 years ago
b142b84
northbridge/intel/nehalem: Fix native VGA init
by Nicolas Reinecke
· 9 years ago
959478a
Remove FSP Rangeley SOC and mohonpeak board support
by Alexandru Gagniuc
· 9 years ago
fb50124
Remove sandybridge and ivybridge FSP code path
by Alexandru Gagniuc
· 9 years ago
ecf2eb4
sandybridge ivybridge: Treat native init as first class citizen
by Alexandru Gagniuc
· 9 years ago
bd0dab2
northbridge/intel/gm45: Fix native VGA init
by Audrey Pearson
· 9 years ago
9796f60
coreboot: move TS_END_ROMSTAGE to one spot
by Aaron Durbin
· 9 years ago
9647094
intel/sandybridge: Do not guard native VGA init by #ifdefs
by Alexandru Gagniuc
· 9 years ago
2e4f83b
intel i945: Fix native VGA initialization
by Mono
· 9 years ago
c241855
north/intel/sandybridge: Fix native VGA initialization
by Alexandru Gagniuc
· 9 years ago
2c482a9
intel: Do not hardcode the position of mrc.cache
by Alexandru Gagniuc
· 9 years ago
4d3de7e
bootstate: remove need for #ifdef ENV_RAMSTAGE
by Aaron Durbin
· 9 years ago
439356f
x86: remove cpu_incs as romstage Make variable
by Aaron Durbin
· 9 years ago
4a66642
northbridge/intel/gm45/Kconfig: Remove IOMMU symbol choice
by Martin Roth
· 9 years ago
Next »