Patrick Georgi | 02363b5 | 2020-05-05 20:48:50 +0200 | [diff] [blame] | 1 | /* This file is part of the coreboot project. */ |
Patrick Georgi | ac95903 | 2020-05-05 22:49:26 +0200 | [diff] [blame^] | 2 | /* SPDX-License-Identifier: GPL-2.0-or-later */ |
Uwe Hermann | 6798b47 | 2010-10-07 16:24:28 +0000 | [diff] [blame] | 3 | |
Uwe Hermann | 42b1c43 | 2010-12-09 18:09:14 +0000 | [diff] [blame] | 4 | #include <stdint.h> |
Kyösti Mälkki | de64078 | 2019-12-03 07:30:26 +0200 | [diff] [blame] | 5 | #include <arch/bootblock.h> |
Kyösti Mälkki | f1b58b7 | 2019-03-01 13:43:02 +0200 | [diff] [blame] | 6 | #include <device/pci_ops.h> |
Uwe Hermann | 42b1c43 | 2010-12-09 18:09:14 +0000 | [diff] [blame] | 7 | #include <device/pci_ids.h> |
Kyösti Mälkki | 8a41f4b | 2019-02-08 18:14:34 +0200 | [diff] [blame] | 8 | #include <device/pci_type.h> |
Uwe Hermann | 42b1c43 | 2010-12-09 18:09:14 +0000 | [diff] [blame] | 9 | #include "i82371eb.h" |
| 10 | |
Kyösti Mälkki | 8a41f4b | 2019-02-08 18:14:34 +0200 | [diff] [blame] | 11 | #define PCI_ID(VENDOR_ID, DEVICE_ID) \ |
| 12 | ((((DEVICE_ID) & 0xFFFF) << 16) | ((VENDOR_ID) & 0xFFFF)) |
| 13 | |
| 14 | static pci_devfn_t pci_locate_device(unsigned int pci_id, pci_devfn_t dev) |
| 15 | { |
| 16 | for (; dev <= PCI_DEV(255, 31, 7); dev += PCI_DEV(0, 0, 1)) { |
| 17 | unsigned int id; |
| 18 | id = pci_read_config32(dev, 0); |
| 19 | if (id == pci_id) |
| 20 | return dev; |
| 21 | } |
| 22 | return PCI_DEV_INVALID; |
| 23 | } |
| 24 | |
Arthur Heymans | 1fa240a | 2019-11-12 12:05:38 +0100 | [diff] [blame] | 25 | /* TODO: Does not need to happen before console init. */ |
| 26 | /* The whole rom is not accessible before this so limit |
| 27 | the bootblock size. */ |
| 28 | #if CONFIG_C_ENV_BOOTBLOCK_SIZE > 0x10000 |
| 29 | #error "CONFIG_C_ENV_BOOTBLOCK_SIZE needs to be below 64KiB" |
| 30 | #endif |
| 31 | void bootblock_early_southbridge_init(void) |
Uwe Hermann | 42b1c43 | 2010-12-09 18:09:14 +0000 | [diff] [blame] | 32 | { |
| 33 | u16 reg16; |
Edward O'Callaghan | 9a817ef | 2014-10-26 10:12:15 +1100 | [diff] [blame] | 34 | pci_devfn_t dev; |
Uwe Hermann | 42b1c43 | 2010-12-09 18:09:14 +0000 | [diff] [blame] | 35 | |
| 36 | /* |
| 37 | * Note: The Intel 82371AB/EB/MB ISA device can be on different |
| 38 | * PCI bus:device.function locations on different boards. |
| 39 | * Examples we encountered: 00:07.0, 00:04.0, or 00:14.0. |
| 40 | * But scanning for the PCI IDs (instead of hardcoding |
| 41 | * bus/device/function numbers) works on all boards. |
| 42 | */ |
| 43 | dev = pci_locate_device(PCI_ID(PCI_VENDOR_ID_INTEL, |
| 44 | PCI_DEVICE_ID_INTEL_82371AB_ISA), 0); |
| 45 | |
| 46 | /* Enable access to the whole ROM, disable ROM write access. */ |
| 47 | reg16 = pci_read_config16(dev, XBCS); |
Keith Hui | b9c1a4e | 2017-09-04 15:47:40 -0400 | [diff] [blame] | 48 | reg16 |= LOWER_BIOS_ENABLE | EXT_BIOS_ENABLE | EXT_BIOS_ENABLE_1MB; |
Uwe Hermann | 42b1c43 | 2010-12-09 18:09:14 +0000 | [diff] [blame] | 49 | reg16 &= ~(WRITE_PROTECT_ENABLE); /* Disable ROM write access. */ |
| 50 | pci_write_config16(dev, XBCS, reg16); |
Keith Hui | 7af59f7 | 2020-01-11 13:53:10 -0500 | [diff] [blame] | 51 | |
| 52 | /* Enable (RTC and) upper NVRAM bank. */ |
| 53 | pci_write_config8(dev, RTCCFG, RTC_POS_DECODE | UPPER_RAM_EN | RTC_ENABLE); |
Uwe Hermann | 42b1c43 | 2010-12-09 18:09:14 +0000 | [diff] [blame] | 54 | } |