Angel Pons | f94ac9a | 2020-04-05 15:46:48 +0200 | [diff] [blame] | 1 | /* SPDX-License-Identifier: GPL-2.0-only */ |
Duncan Laurie | c88c54c | 2014-04-30 16:36:13 -0700 | [diff] [blame] | 2 | |
Furquan Shaikh | 76cedd2 | 2020-05-02 10:24:23 -0700 | [diff] [blame] | 3 | #include <acpi/acpi.h> |
Matt DeVillier | 80f95b5 | 2021-09-13 17:53:05 -0500 | [diff] [blame^] | 4 | #include <acpi/acpi_gnvs.h> |
Furquan Shaikh | 76cedd2 | 2020-05-02 10:24:23 -0700 | [diff] [blame] | 5 | #include <acpi/acpigen.h> |
Angel Pons | a472e33 | 2020-10-26 00:08:47 +0100 | [diff] [blame] | 6 | #include <arch/ioapic.h> |
Duncan Laurie | c88c54c | 2014-04-30 16:36:13 -0700 | [diff] [blame] | 7 | #include <arch/smp/mpspec.h> |
Angel Pons | 9d733de | 2020-11-23 13:15:19 +0100 | [diff] [blame] | 8 | #include <cpu/intel/haswell/haswell.h> |
Patrick Rudolph | e56189c | 2018-04-18 10:11:59 +0200 | [diff] [blame] | 9 | #include <device/pci_ops.h> |
Duncan Laurie | c88c54c | 2014-04-30 16:36:13 -0700 | [diff] [blame] | 10 | #include <console/console.h> |
Angel Pons | 6672dff | 2021-06-15 13:46:26 +0200 | [diff] [blame] | 11 | #include <device/device.h> |
Duncan Laurie | c88c54c | 2014-04-30 16:36:13 -0700 | [diff] [blame] | 12 | #include <types.h> |
Duncan Laurie | c88c54c | 2014-04-30 16:36:13 -0700 | [diff] [blame] | 13 | #include <cpu/x86/msr.h> |
Duncan Laurie | c88c54c | 2014-04-30 16:36:13 -0700 | [diff] [blame] | 14 | #include <cpu/intel/turbo.h> |
Julius Werner | 4ee4bd5 | 2014-10-20 13:46:39 -0700 | [diff] [blame] | 15 | #include <soc/acpi.h> |
Matt DeVillier | 80f95b5 | 2021-09-13 17:53:05 -0500 | [diff] [blame^] | 16 | #include <soc/device_nvs.h> |
Julius Werner | 4ee4bd5 | 2014-10-20 13:46:39 -0700 | [diff] [blame] | 17 | #include <soc/iomap.h> |
| 18 | #include <soc/lpc.h> |
Julius Werner | 4ee4bd5 | 2014-10-20 13:46:39 -0700 | [diff] [blame] | 19 | #include <soc/pci_devs.h> |
| 20 | #include <soc/pm.h> |
Matt DeVillier | 0f49bbc | 2018-02-19 17:35:55 -0600 | [diff] [blame] | 21 | #include <soc/systemagent.h> |
Julius Werner | 4ee4bd5 | 2014-10-20 13:46:39 -0700 | [diff] [blame] | 22 | #include <soc/intel/broadwell/chip.h> |
Duncan Laurie | c88c54c | 2014-04-30 16:36:13 -0700 | [diff] [blame] | 23 | |
Duncan Laurie | c88c54c | 2014-04-30 16:36:13 -0700 | [diff] [blame] | 24 | unsigned long acpi_fill_mcfg(unsigned long current) |
| 25 | { |
| 26 | current += acpi_create_mcfg_mmconfig((acpi_mcfg_mmconfig_t *)current, |
Angel Pons | 9debbd6 | 2021-01-28 12:42:53 +0100 | [diff] [blame] | 27 | CONFIG_MMCONF_BASE_ADDRESS, 0, 0, |
| 28 | CONFIG_MMCONF_BUS_NUMBER - 1); |
Duncan Laurie | c88c54c | 2014-04-30 16:36:13 -0700 | [diff] [blame] | 29 | return current; |
| 30 | } |
| 31 | |
Matt DeVillier | 0f49bbc | 2018-02-19 17:35:55 -0600 | [diff] [blame] | 32 | static unsigned long acpi_fill_dmar(unsigned long current) |
| 33 | { |
Kyösti Mälkki | 903b40a | 2019-07-03 07:25:59 +0300 | [diff] [blame] | 34 | struct device *const igfx_dev = pcidev_path_on_root(SA_DEVFN_IGD); |
Angel Pons | a8753e9 | 2021-04-17 14:34:37 +0200 | [diff] [blame] | 35 | const u32 gfxvtbar = mchbar_read32(GFXVTBAR) & ~0xfff; |
| 36 | const u32 vtvc0bar = mchbar_read32(VTVC0BAR) & ~0xfff; |
| 37 | const bool gfxvten = mchbar_read32(GFXVTBAR) & 0x1; |
| 38 | const bool vtvc0en = mchbar_read32(VTVC0BAR) & 0x1; |
Matt DeVillier | 0f49bbc | 2018-02-19 17:35:55 -0600 | [diff] [blame] | 39 | |
| 40 | /* iGFX has to be enabled; GFXVTBAR set, enabled, in 32-bit space */ |
Angel Pons | 37799b3 | 2020-08-03 12:17:22 +0200 | [diff] [blame] | 41 | const bool emit_igd = |
| 42 | igfx_dev && igfx_dev->enabled && |
| 43 | gfxvtbar && gfxvten && |
Angel Pons | a8753e9 | 2021-04-17 14:34:37 +0200 | [diff] [blame] | 44 | !mchbar_read32(GFXVTBAR + 4); |
Angel Pons | 37799b3 | 2020-08-03 12:17:22 +0200 | [diff] [blame] | 45 | |
| 46 | /* First, add DRHD entries */ |
| 47 | if (emit_igd) { |
| 48 | const unsigned long tmp = current; |
Matt DeVillier | 0f49bbc | 2018-02-19 17:35:55 -0600 | [diff] [blame] | 49 | |
| 50 | current += acpi_create_dmar_drhd(current, 0, 0, gfxvtbar); |
Matt DeVillier | 7866d49 | 2018-03-29 14:59:57 +0200 | [diff] [blame] | 51 | current += acpi_create_dmar_ds_pci(current, 0, 2, 0); |
Matt DeVillier | 0f49bbc | 2018-02-19 17:35:55 -0600 | [diff] [blame] | 52 | |
| 53 | acpi_dmar_drhd_fixup(tmp, current); |
| 54 | } |
| 55 | |
| 56 | /* VTVC0BAR has to be set, enabled, and in 32-bit space */ |
Angel Pons | a8753e9 | 2021-04-17 14:34:37 +0200 | [diff] [blame] | 57 | if (vtvc0bar && vtvc0en && !mchbar_read32(VTVC0BAR + 4)) { |
Matt DeVillier | 0f49bbc | 2018-02-19 17:35:55 -0600 | [diff] [blame] | 58 | const unsigned long tmp = current; |
| 59 | current += acpi_create_dmar_drhd(current, |
| 60 | DRHD_INCLUDE_PCI_ALL, 0, vtvc0bar); |
Matt DeVillier | 7866d49 | 2018-03-29 14:59:57 +0200 | [diff] [blame] | 61 | current += acpi_create_dmar_ds_ioapic(current, |
Matt DeVillier | 0f49bbc | 2018-02-19 17:35:55 -0600 | [diff] [blame] | 62 | 2, PCH_IOAPIC_PCI_BUS, PCH_IOAPIC_PCI_SLOT, 0); |
| 63 | size_t i; |
| 64 | for (i = 0; i < 8; ++i) |
Matt DeVillier | 7866d49 | 2018-03-29 14:59:57 +0200 | [diff] [blame] | 65 | current += acpi_create_dmar_ds_msi_hpet(current, |
Matt DeVillier | 0f49bbc | 2018-02-19 17:35:55 -0600 | [diff] [blame] | 66 | 0, PCH_HPET_PCI_BUS, |
| 67 | PCH_HPET_PCI_SLOT, i); |
| 68 | acpi_dmar_drhd_fixup(tmp, current); |
| 69 | } |
| 70 | |
Angel Pons | 37799b3 | 2020-08-03 12:17:22 +0200 | [diff] [blame] | 71 | /* Then, add RMRR entries after all DRHD entries */ |
| 72 | if (emit_igd) { |
| 73 | const unsigned long tmp = current; |
| 74 | |
Angel Pons | 6672dff | 2021-06-15 13:46:26 +0200 | [diff] [blame] | 75 | const struct device *sa_dev = pcidev_on_root(0, 0); |
| 76 | |
| 77 | /* Bit 0 is lock bit, not part of address */ |
| 78 | const u32 tolud = pci_read_config32(sa_dev, TOLUD) & ~1; |
| 79 | const u32 bgsm = pci_read_config32(sa_dev, BGSM) & ~1; |
| 80 | |
| 81 | current += acpi_create_dmar_rmrr(current, 0, bgsm, tolud - 1); |
Angel Pons | 37799b3 | 2020-08-03 12:17:22 +0200 | [diff] [blame] | 82 | current += acpi_create_dmar_ds_pci(current, 0, 2, 0); |
| 83 | acpi_dmar_rmrr_fixup(tmp, current); |
| 84 | } |
| 85 | |
Matt DeVillier | 0f49bbc | 2018-02-19 17:35:55 -0600 | [diff] [blame] | 86 | return current; |
| 87 | } |
| 88 | |
Furquan Shaikh | 0f007d8 | 2020-04-24 06:41:18 -0700 | [diff] [blame] | 89 | unsigned long northbridge_write_acpi_tables(const struct device *const dev, |
Matt DeVillier | 0f49bbc | 2018-02-19 17:35:55 -0600 | [diff] [blame] | 90 | unsigned long current, |
| 91 | struct acpi_rsdp *const rsdp) |
| 92 | { |
| 93 | /* Create DMAR table only if we have VT-d capability. */ |
| 94 | const u32 capid0_a = pci_read_config32(dev, CAPID0_A); |
| 95 | if (capid0_a & VTD_DISABLE) |
| 96 | return current; |
| 97 | |
| 98 | acpi_dmar_t *const dmar = (acpi_dmar_t *)current; |
| 99 | printk(BIOS_DEBUG, "ACPI: * DMAR\n"); |
| 100 | acpi_create_dmar(dmar, DMAR_INTR_REMAP, acpi_fill_dmar); |
| 101 | current += dmar->header.length; |
| 102 | current = acpi_align_current(current); |
| 103 | acpi_add_table(rsdp, dmar); |
| 104 | |
| 105 | return current; |
| 106 | } |
Matt DeVillier | 80f95b5 | 2021-09-13 17:53:05 -0500 | [diff] [blame^] | 107 | |
| 108 | size_t size_of_dnvs(void) |
| 109 | { |
| 110 | return sizeof(struct device_nvs); |
| 111 | } |