Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 0d19289e840f9c711f50a74437d1b3856222db03 / . / src / mainboard / intel / d945gclf / mptable.c
blob: 7ab47b4b37688706ece974fb876e65b4706caca2 [file] [log] [blame]
Angel Pons60ec3652020-04-03 01:22:13 +0200[diff] [blame]1/* SPDX-License-Identifier: GPL-2.0-only */
Stefan Reinauer1a08f582009-10-28 16:52:48 +0000[diff] [blame]2
Stefan Reinauer1a08f582009-10-28 16:52:48 +0000[diff] [blame]3#include <device/device.h>
Stefan Reinauer1a08f582009-10-28 16:52:48 +0000[diff] [blame]4#include <arch/smp/mpspec.h>
Uwe Hermann74d1a6e2010-10-12 17:34:08 +0000[diff] [blame]5#include <arch/ioapic.h>
Stefan Reinauer1a08f582009-10-28 16:52:48 +0000[diff] [blame]6
Stefan Reinauer53b0ea42010-03-22 11:50:52 +0000[diff] [blame]7static void *smp_write_config_table(void *v)
Stefan Reinauer1a08f582009-10-28 16:52:48 +0000[diff] [blame]8{
Elyes HAOUAS8da96e52016-09-22 21:20:54 +0200[diff] [blame]9 struct mp_config_table *mc;
Patrick Georgi5244e1b2010-11-21 14:41:07 +0000[diff] [blame]10 int isa_bus;
Stefan Reinauer1a08f582009-10-28 16:52:48 +0000[diff] [blame]11
Elyes HAOUAS8da96e52016-09-22 21:20:54 +0200[diff] [blame]12 mc = (void *)(((char *)v) + SMP_FLOATING_TABLE_LEN);
Stefan Reinauer1a08f582009-10-28 16:52:48 +0000[diff] [blame]13
Kyösti Mälkkidea42e02021-05-31 20:26:16 +0300[diff] [blame]14 mptable_init(mc);
Stefan Reinauer1a08f582009-10-28 16:52:48 +0000[diff] [blame]15
Elyes HAOUAS8da96e52016-09-22 21:20:54 +0200[diff] [blame]16 smp_write_processors(mc);
Stefan Reinauer1a08f582009-10-28 16:52:48 +0000[diff] [blame]17
Patrick Georgi5244e1b2010-11-21 14:41:07 +0000[diff] [blame]18 mptable_write_buses(mc, NULL, &isa_bus);
Stefan Reinauer1a08f582009-10-28 16:52:48 +0000[diff] [blame]19
20 /* I/O APICs: APIC ID Version State Address */
Felix Held0d192892024-02-06 16:55:29 +0100[diff] [blame^]21 u8 ioapic_id = smp_write_ioapic_from_hw(mc, IO_APIC_ADDR);
Stefan Reinauer1a08f582009-10-28 16:52:48 +0000[diff] [blame]22
23 /* Legacy Interrupts */
24
Kyösti Mälkki860cff92021-06-07 22:20:57 +0300[diff] [blame]25 mptable_add_isa_interrupts(mc, isa_bus, ioapic_id, 0);
Stefan Reinauer1a08f582009-10-28 16:52:48 +0000[diff] [blame]26
27 /* Builtin devices on Bus 0 */
Kyösti Mälkki7742aed2021-06-07 22:18:35 +0300[diff] [blame]28 smp_write_pci_intsrc(mc, mp_INT, 0x0, 0x02, 0, ioapic_id, 0x10);
29 smp_write_pci_intsrc(mc, mp_INT, 0x0, 0x1f, 1, ioapic_id, 0x13);
30 smp_write_pci_intsrc(mc, mp_INT, 0x0, 0x1d, 0, ioapic_id, 0x17);
31 smp_write_pci_intsrc(mc, mp_INT, 0x0, 0x1d, 1, ioapic_id, 0x13);
32 smp_write_pci_intsrc(mc, mp_INT, 0x0, 0x1d, 2, ioapic_id, 0x12);
33 smp_write_pci_intsrc(mc, mp_INT, 0x0, 0x1d, 3, ioapic_id, 0x10);
34 smp_write_pci_intsrc(mc, mp_INT, 0x0, 0x1b, 0, ioapic_id, 0x10);
35 smp_write_pci_intsrc(mc, mp_INT, 0x0, 0x1c, 0, ioapic_id, 0x10);
36 smp_write_pci_intsrc(mc, mp_INT, 0x0, 0x1c, 1, ioapic_id, 0x11);
Stefan Reinauer1a08f582009-10-28 16:52:48 +0000[diff] [blame]37
38 /* Firewire 4:0.0 */
Kyösti Mälkki7742aed2021-06-07 22:18:35 +0300[diff] [blame]39 smp_write_pci_intsrc(mc, mp_INT, 0x4, 0x00, 0, ioapic_id, 0x10);
Stefan Reinauer1a08f582009-10-28 16:52:48 +0000[diff] [blame]40
41 /* Old riser card */
42 // riser slot top 5:8.0
Kyösti Mälkki7742aed2021-06-07 22:18:35 +0300[diff] [blame]43 smp_write_pci_intsrc(mc, mp_INT, 0x5, 0x08, 0, ioapic_id, 0x14);
Stefan Reinauer1a08f582009-10-28 16:52:48 +0000[diff] [blame]44 // riser slot middle 5:9.0
Kyösti Mälkki7742aed2021-06-07 22:18:35 +0300[diff] [blame]45 smp_write_pci_intsrc(mc, mp_INT, 0x5, 0x09, 0, ioapic_id, 0x15);
Stefan Reinauer1a08f582009-10-28 16:52:48 +0000[diff] [blame]46 // riser slot bottom 5:a.0
Kyösti Mälkki7742aed2021-06-07 22:18:35 +0300[diff] [blame]47 smp_write_pci_intsrc(mc, mp_INT, 0x5, 0x0a, 0, ioapic_id, 0x16);
Stefan Reinauer1a08f582009-10-28 16:52:48 +0000[diff] [blame]48
49 /* New Riser Card */
Kyösti Mälkki7742aed2021-06-07 22:18:35 +0300[diff] [blame]50 smp_write_pci_intsrc(mc, mp_INT, 0x5, 0x0c, 0, ioapic_id, 0x14);
51 smp_write_pci_intsrc(mc, mp_INT, 0x5, 0x0d, 0, ioapic_id, 0x15);
52 smp_write_pci_intsrc(mc, mp_INT, 0x5, 0x0e, 0, ioapic_id, 0x16);
Stefan Reinauer1a08f582009-10-28 16:52:48 +0000[diff] [blame]53
54 /* Onboard Ethernet */
Kyösti Mälkki7742aed2021-06-07 22:18:35 +0300[diff] [blame]55 smp_write_pci_intsrc(mc, mp_INT, 0x1, 0x00, 0, ioapic_id, 0x10);
Stefan Reinauer1a08f582009-10-28 16:52:48 +0000[diff] [blame]56
57 /* Local Ints: Type Polarity Trigger Bus ID IRQ APIC ID PIN# */
Patrick Georgi6eb7a532011-10-07 21:42:52 +0200[diff] [blame]58 mptable_lintsrc(mc, isa_bus);
Stefan Reinauer1a08f582009-10-28 16:52:48 +0000[diff] [blame]59
60 /* Compute the checksums */
Patrick Georgib0a9c5c2011-10-07 23:01:55 +0200[diff] [blame]61 return mptable_finalize(mc);
Stefan Reinauer1a08f582009-10-28 16:52:48 +0000[diff] [blame]62}
63
64unsigned long write_smp_table(unsigned long addr)
65{
66 void *v;
Patrick Georgic75c79b2011-10-07 22:41:07 +0200[diff] [blame]67 v = smp_write_floating_table(addr, 0);
Stefan Reinauer1a08f582009-10-28 16:52:48 +0000[diff] [blame]68 return (unsigned long)smp_write_config_table(v);
69}