Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
9631016660423d0585a1
/
src
/
soc
/
intel
/
baytrail
/
spi.c
a73b931
tree: drop last paragraph of GPL copyright header
by Patrick Georgi
· 9 years ago
4460703
Drop "See file CREDITS..." comment
by Stefan Reinauer
· 9 years ago
4d3de7e
bootstate: remove need for #ifdef ENV_RAMSTAGE
by Aaron Durbin
· 9 years ago
b890a12
Remove address from GPLv2 headers
by Patrick Georgi
· 9 years ago
18ea2d3
baytrail: Change all SoC headers to <soc/headername.h> system
by Julius Werner
· 10 years ago
9ef9d85
bootstate: use structure pointers for scheduling callbacks
by Aaron Durbin
· 9 years ago
bde6d30
x86: Change MMIO addr in readN(addr)/writeN(addr, val) to pointer
by Kevin Paul Herbert
· 10 years ago
f2612a1
x86: Initialize SPI controller explicitly during PCH init
by David Hendricks
· 10 years ago
ec9293f
spi: Eliminate the spi_cs_activate and spi_cs_deactivate functions.
by Gabe Black
· 10 years ago
87f3b4e
spi: Remove the spi_set_speed and spi_cs_is_valid functions.
by Gabe Black
· 10 years ago
99a3bba
intel/baytrail: Spelling fixes
by Martin Roth
· 10 years ago
4177db5
baytrail/rambi: spi, charger, and audio updates
by Aaron Durbin
· 11 years ago
1110495
SPI: Split writes using spi_crop_chunk()
by Kyösti Mälkki
· 10 years ago
93d9f92
spi: Change spi_xfer to work in units of bytes instead of bits.
by Gabe Black
· 10 years ago
1e18735
spi: Remove unused parameters from spi_flash_probe and setup_spi_slave.
by Gabe Black
· 10 years ago
9a7d7bc
baytrail: add initial support
by Aaron Durbin
· 11 years ago