Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 9631016660423d0585a1 / src / soc
  1. 4f3d400 imgtec/pistachio: disable default RPU gate register values by Ionela Voinescu · 9 years ago
  2. 3218e79 imgtec/pistachio: memlayout: update GRAM size by Ionela Voinescu · 9 years ago
  3. 8835754 imgtec/pistachio: I2C: fix base address for I2C clock setup by Ionela Voinescu · 9 years ago
  4. 56e6459 imgtec/pistachio: identity map SOC registers region by Ionela Voinescu · 9 years ago
  5. 7100cf2 imgtec/pistachio: Add SOC_REGISTERS memory region by Ionela Voinescu · 9 years ago
  6. 1136447 imgtec/pistachio: Use SYS PLL in integer mode by Ionela Voinescu · 9 years ago
  7. e7a336a mips: add coherency argument to identity mapping by Ionela Voinescu · 9 years ago
  8. 90d1235 mainboard/google/urara: change SYS PLL to 700MHz by Ionela Voinescu · 9 years ago
  9. 8d2b49f soc/intel/broadwell: Add back support for EHCI debug setup by Duncan Laurie · 9 years ago
  10. 791d058 broadwell: Fix SATA Gen3 DTLE configuration registers by Duncan Laurie · 9 years ago
  11. 9d08c4a broadwell: Fix CONFIG_SPI_CONSOLE usage by Duncan Laurie · 9 years ago
  12. d890b45 ACPI: Add hack to avoid IASL warning when reading back registers by Martin Roth · 9 years ago
  13. c890996 soc/intel/fsp_baytrail: Make sure i2c bus is < 7 by Martin Roth · 9 years ago
  14. 721f299 imgtec/pistachio: DDR2, DDR3: DLL reset set by Ionela Voinescu · 9 years ago
  15. 6b95406 imgtec/pistachio: DDR2, DDR3: DQS gate early by Ionela Voinescu · 9 years ago
  16. f6d3bd4 imgtec/pistachio: increase CBFS cache by Ionela Voinescu · 9 years ago
  17. 2b2ff7f soc/intel/broadwell: Init var before use, only use when needed by Martin Roth · 9 years ago
  18. c32e80d Drop src/cpu/ indirection for MIPS by Stefan Reinauer · 9 years ago
  19. 2e8d4ed soc/imgtec/pistachio: add implementation for system reset by Ionela Voinescu · 9 years ago
  20. 3bdd45e soc/imgtec/pistachio: Implement hard_reset() by Stefan Reinauer · 9 years ago
  21. ffcd939 soc/intel/fsp_baytrail: Adjust root port INT routing by Martin Roth · 9 years ago
  22. 6fc544d intel/fsp_baytrail: change indent to use tabs by Ben Gardner · 9 years ago
  23. fa6014a intel/fsp_baytrail: rename include folder baytrail to include/soc by Ben Gardner · 9 years ago
  24. 49bbfcd intel/fsp_baytrail: Fix PCI_DEV_PIRQ_ROUTE macro ending by Ben Gardner · 9 years ago
  25. 747d0f8 soc/samsung/exynos5250: Implement hard_reset() by Stefan Reinauer · 9 years ago
  26. 490006b intel/skylake: Work around ROMCC optimization bug by Stefan Reinauer · 9 years ago
  27. 07a1b28 x86 acpi: remove ALIGN_CURRENT macro by Aaron Durbin · 9 years ago
  28. bc6e7c0 mrc_cache: add version field by Aaron Durbin · 9 years ago
  29. f79062f soc/mediatek/mt8173: SPI_ATOMIC_SEQUENCING depends on SPI_FLASH by Martin Roth · 9 years ago
  30. 10f7f50 ACPI: Fix IASL Warning about unused method for GBUF check by Martin Roth · 9 years ago
  31. fad2313 intel/fsp_baytrail: Remove code for nonexistant BBAR by Ben Gardner · 9 years ago
  32. 7e7a4df lib: remove assets infrastructure by Aaron Durbin · 9 years ago
  33. db55747 soc/intel/common: Remove USE_FMAP - symbol doesn't exist by Martin Roth · 9 years ago
  34. 55b147d soc/intel/skylake: Remove obsolete Kconfig symbols by Martin Roth · 9 years ago
  35. d347f6c fsp_baytrail: Add missing newline to eMMC Mode log by Ben Gardner · 9 years ago
  36. 7c38e1e8 Remove #ifdef checks on Kconfig symbols by Martin Roth · 9 years ago
  37. 0dd8315 mediatek/mt8173: Add APIs for PMIC GPIO control by Biao Huang · 9 years ago
  38. 31ae314 mediatek/mt8173: Add mt6391 PMIC driver by henryc.chen · 9 years ago
  39. 1d05731 braswell/skylake: Add FspUpdVpd.h to fix compilation by Stefan Reinauer · 9 years ago
  40. 9d48e17 google/oak: Initialize the necessary pins by Biao Huang · 9 years ago
  41. 8c83c65 mediatek/mt8173: Add GPIO driver by Biao Huang · 9 years ago
  42. 5e2cfb5 mediatek/mt8173: move PRERAM_CBFS_CACHE from SRAM_L2C by Yidi Lin · 9 years ago
  43. 8996084 intel/skylake: Add ACPI device for audio controller by Duncan Laurie · 9 years ago
  44. 21cc96c intel/skylake: Remove unused code to add SSDT2 by Duncan Laurie · 9 years ago
  45. fb622cc mediatek/mt8173: Add PMIC wrapper driver by henryc.chen · 9 years ago
  46. f9fad12 mediatek/mt8173: Add PLL driver by James Liao · 9 years ago
  47. 3d7b606 mediatek/mt8173: Add a stub implementation of the MT8173 SoC by Yidi Lin · 9 years ago
  48. f82e8ab cbfs_spi: enable CBFS access in early romstage by Mary Ruthven · 9 years ago
  49. bd88fa0 fsp_baytrail: Remove use of BAYTRAIL_SMM Kconfig symbol by Martin Roth · 9 years ago
  50. 316170e baytrail: fix missing brackets around ir_base to fix IRQ routing by Alexander Couzens · 9 years ago
  51. dde96fb soc/intel/common: Fix whitespace in Kconfig by Martin Roth · 9 years ago
  52. 6149233 intel/soc/baytrail: Move MCRS ResourceTemplate out of _CRS method by Martin Roth · 9 years ago
  53. 1ef8014 soc/intel/braswell: Drop gfx_read_resources() by Nico Huber · 9 years ago
  54. 2d3d1b7 baytrail: add C0 and D0 stepping decode by Ben Gardner · 9 years ago
  55. 5ff2502 intel/skylake: Fix flash_controller.c compilation by Stefan Reinauer · 9 years ago
  56. b90b94d intel: Add MMA feature in coreboot by Pratik Prajapati · 9 years ago
  57. 5cf5828 fsp1_0: Remove hardcoded microcode locations by Martin Roth · 9 years ago
  58. 7760a47 google/veyron*: Pulse the i2c clock once if sda was low by Douglas Anderson · 9 years ago
  59. 7dcf9d5 arm64: tegra132: tegra210: Remove old arm64/stage_entry.S by Julius Werner · 9 years ago
  60. 0307e0a fsp_baytrail: use external microcode .h files by Martin Roth · 9 years ago
  61. 66a476a arm64: Implement generic stage transitions for non-Tegra SoCs by Julius Werner · 9 years ago
  62. 72e33a7 intel/fsp_baytrail: Load APs microcode in baytrail_init_cpus by York Yang · 9 years ago
  63. f41ad02 intel/fsp_baytrail: Load BSP microcode in bootblock by York Yang · 9 years ago
  64. 685ab2a2 intel/skylake: ensure the RTC time is set by Aaron Durbin · 9 years ago
  65. 737c54d fsp_baytrail: Add macros for legacy GPIO output set up by Werner Zeh · 9 years ago
  66. 86fc11d arm/arm64: Generalize bootblock C entry point by Julius Werner · 9 years ago
  67. fe4cbf1 arm64: mmu: Make page table manipulation work across stages by Julius Werner · 9 years ago
  68. e78a1be rockchip/rk3288: hdmi: configure display output mode with EDID information by Yakir Yang · 9 years ago
  69. 1e8a301 fsp_baytrail: Add functions to set a GPIO by Werner Zeh · 9 years ago
  70. fdb3a8d arm64: Remove cpu intialization through device-tree by Furquan Shaikh · 9 years ago
  71. b3f6ad3 arm64: Remove SMP support by Furquan Shaikh · 9 years ago
  72. 1148786 arm64: remove spin table support by Aaron Durbin · 9 years ago
  73. 0325a45 arm64: remove ARCH_ARM64_CORTEX_A57_POWER_DOWN_SUPPORT by Aaron Durbin · 9 years ago
  74. 8c8e2b7 arm64: remove secmon by Aaron Durbin · 9 years ago
  75. 8346aca Kconfig: Remove obsolete Kconfig symbols from google/intel boards by Martin Roth · 9 years ago
  76. 2ca76e6 intel/skylake: Add Fan control support by Sumeet Pawnikar · 9 years ago
  77. a28e908 nvidia/tegra210: lp0_resume: clear the MC_INTSTATUS if MC_INTMASK was 0 by Joseph Lo · 9 years ago
  78. 0dd72e8 skylake: Set Pkg Power clamping bit in Power Limit MSR by Rizwan Qureshi · 9 years ago
  79. a73b931 tree: drop last paragraph of GPL copyright header by Patrick Georgi · 9 years ago
  80. 6db1045 rockchip/rk3288: If we fail to read the EDID 5 times in a row, it's an error by Douglas Anderson · 9 years ago
  81. 8232593 intel/skylake: Add USB2 port config for max settings by Duncan Laurie · 9 years ago
  82. fe86666 intel/skylake: Clean up USB configuration in devicetree by Duncan Laurie · 9 years ago
  83. d5855ec FSP1_1: Always use common code by Lee Leahy · 9 years ago
  84. 66208bd FSP 1.1: Replace soc_ prefix with fsp_ by Lee Leahy · 9 years ago
  85. 94b856e FSP 1.1: Move common FSP code by Lee Leahy · 9 years ago
  86. 1d77c72 intel/kunimitsu FAB3: Configure LPC to Quiet Mode. by pchandri · 9 years ago
  87. d0def39 intel/skylake: IRQ programming through UPD by Subrata Banik · 9 years ago
  88. 952cb03 intel/skylake: FSP 1.7.0 MemoryInit/SiliconInit params update by Rizwan Qureshi · 9 years ago
  89. e57e726 intel/kunimitsu Fab3: Strengthening Rcomp target CTRL value by pchandri · 9 years ago
  90. b45dde0 intel/skylake: Add support for Gfx PEIM (AKA GOP) by robbie zhang · 9 years ago
  91. 3207414 fsp/intel common: Add support for Gfx PEIM (AKA GOP) by robbie zhang · 9 years ago
  92. f23216d rockchip/rk3288: Remove 1392MHz option for RK3288 APLL by David Hendricks · 9 years ago
  93. 4a14dc2 rockchip/rk3288: Add 1416MHz as an option for RK3288 APLL by David Hendricks · 9 years ago
  94. c8c099f rockchip/rk3288: Add 600MHz as an option for RK3288 APLL by David Hendricks · 9 years ago
  95. fc70643 Intel: Move MCRS ResourceTemplate outside of _CRS method by Martin Roth · 9 years ago
  96. 6b0933a intel/fsp_baytrail: Fix logging of ISPEnable option by David Imhoff · 9 years ago
  97. 49ee5ef soc/intel/broadwell: fix USBDEBUG copy-pasta by Georg Wicherski · 9 years ago
  98. b864de5 nvidia/tegra210: Drop FSF address by Patrick Georgi · 9 years ago
  99. 86091f9 cpu/mtrr.h: Fix macro names for MTRR registers by Alexandru Gagniuc · 9 years ago
  100. aa1b6b0 skylake: ACPI: Fix compiler warnings with iasl-20150717 by Duncan Laurie · 9 years ago