Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
9631016660423d0585a1
/
src
/
soc
/
intel
/
baytrail
10f7f50
ACPI: Fix IASL Warning about unused method for GBUF check
by Martin Roth
· 9 years ago
7e7a4df
lib: remove assets infrastructure
by Aaron Durbin
· 9 years ago
316170e
baytrail: fix missing brackets around ir_base to fix IRQ routing
by Alexander Couzens
· 9 years ago
6149233
intel/soc/baytrail: Move MCRS ResourceTemplate out of _CRS method
by Martin Roth
· 9 years ago
2d3d1b7
baytrail: add C0 and D0 stepping decode
by Ben Gardner
· 9 years ago
a73b931
tree: drop last paragraph of GPL copyright header
by Patrick Georgi
· 9 years ago
86091f9
cpu/mtrr.h: Fix macro names for MTRR registers
by Alexandru Gagniuc
· 9 years ago
3a54318
Add EM100 'hyper term' spi console support in ramstage & smm
by Martin Roth
· 9 years ago
1d85700
cpu: microcode: Use microcode stored in binary format
by Alexandru Gagniuc
· 9 years ago
7dcb545
intel: auto include intel/common/firmware
by Aaron Durbin
· 9 years ago
9796f60
coreboot: move TS_END_ROMSTAGE to one spot
by Aaron Durbin
· 9 years ago
a400327
chromeos: vboot and chromeos dependency removal for sw write protect state
by Paul Kocialkowski
· 9 years ago
3953e39
x86: bootblock: remove linking and program flow from build system
by Aaron Durbin
· 9 years ago
4460703
Drop "See file CREDITS..." comment
by Stefan Reinauer
· 9 years ago
4d3de7e
bootstate: remove need for #ifdef ENV_RAMSTAGE
by Aaron Durbin
· 9 years ago
439356f
x86: remove cpu_incs as romstage Make variable
by Aaron Durbin
· 9 years ago
4a45ec4
x86: Drop -Wa,--divide
by Stefan Reinauer
· 9 years ago
c407cb9
Move baytrail & fsp_baytrail to the common IFD interface.
by Martin Roth
· 9 years ago
c4dd3e0
Kconfig: Get rid of obsolete symbols
by Martin Roth
· 9 years ago
026e4dc
Kconfig: Move CBFS_SIZE into Mainboard menu
by Martin Roth
· 9 years ago
42e6856
stage_cache: use cbmem init hooks
by Aaron Durbin
· 9 years ago
41607a4
cbmem: add indicator to hooks if cbmem is being recovered
by Aaron Durbin
· 9 years ago
4fbac46
cbmem: Unify CBMEM init tasks with CBMEM_INIT_HOOK() API
by Kyösti Mälkki
· 10 years ago
5264862
Remove empty lines at end of file
by Elyes HAOUAS
· 9 years ago
5eea458
device_ops: add device_t argument to acpi_fill_ssdt_generator
by Alexander Couzens
· 9 years ago
a90dad1
device_ops: add device_t argument to acpi_inject_dsdt_generator
by Alexander Couzens
· 9 years ago
580e722
devicetree: Change scan_bus() prototype in device ops
by Kyösti Mälkki
· 9 years ago
d0e212c
devicetree: Discriminate device ops scan_bus()
by Kyösti Mälkki
· 9 years ago
ac12c66c
assets: abstract away the firmware assets used for booting
by Aaron Durbin
· 9 years ago
899d13d
cbfs: new API and better program loading
by Aaron Durbin
· 9 years ago
4bddb75
chromeos: always enable timestamps
by Stefan Reinauer
· 9 years ago
44cbe10
smm: Merge configs SMM_MODULES and SMM_TSEG
by Vladimir Serbinenko
· 9 years ago
0e90dae
Move TPM code out of chromeos
by Vladimir Serbinenko
· 9 years ago
83f81ca
acpi: Remove monolithic ACPI
by Vladimir Serbinenko
· 10 years ago
7fb149d
baytrail: Switch to per-device ACPI
by Vladimir Serbinenko
· 10 years ago
b890a12
Remove address from GPLv2 headers
by Patrick Georgi
· 9 years ago
797ca1b
baytrail: broadwell: correct refcode loading
by Aaron Durbin
· 9 years ago
26e24cc
3rdparty: move to 3rdparty/blobs
by Patrick Georgi
· 9 years ago
f4f0287
3rdparty: Move to blobs
by Patrick Georgi
· 9 years ago
2eaa0d4
intel: Correct MMIO related ACPI table settings
by Dave Frodin
· 9 years ago
9616f3c
kbuild: Don't require intel/common changes for every soc
by Stefan Reinauer
· 9 years ago
aae53ab
kbuild: automatically include SOCs
by Stefan Reinauer
· 9 years ago
bd74a4b
coreboot: common stage cache
by Aaron Durbin
· 9 years ago
195a3f7
soc/baytrail: Use microcode from the blobs repository
by Marc Jones
· 9 years ago
bae8608
baytrail: correct NC pin to GPO pin according to BYT platform design guide
by Kane Chen
· 9 years ago
ba9b7bf
baytrail: add code for supporting 2x ddr refresh rate
by Kane Chen
· 9 years ago
5c8d43e
baytrail: fix the coding error on PCIe L1 exit latency
by Kevin L Lee
· 10 years ago
d946f5e
Baytrail: Prior to PCI scan, wait for LCTL to be active in 50 ms
by Kevin Hsieh
· 10 years ago
9afc5c0
baytrail: Switch from ACPI mode to PCI mode for legacy support
by Marc Jones
· 10 years ago
18ea2d3
baytrail: Change all SoC headers to <soc/headername.h> system
by Julius Werner
· 10 years ago
d3b40bf
baytrail: Fix hdmi audio choppy issue
by Kein Yuan
· 10 years ago
2088571
baytrail: reinitialize spi controller in SMM finalization
by Aaron Durbin
· 10 years ago
97acc5e
Baytrail: Fix no_dev_behind_port not executed for RP1/2/3.
by Kenji Chen
· 10 years ago
460703b
rmodule: use struct prog while loading rmodules
by Aaron Durbin
· 9 years ago
c9bf446
baytrail: Change USB3 PLL VCO and iCLK PLL current on BYT-M/D CPU
by Kein Yuan
· 10 years ago
e237f5a
Baytrail: Change PCIe root disable algorithm
by Kenji Chen
· 10 years ago
6ecaf65
Baytrail: add _PRT to each PCIe root port device
by Ted Kuo
· 10 years ago
a30f7e6
cbfs: correct types used for accessing files
by Aaron Durbin
· 9 years ago
43b7db7
baytrail: fix HAVE_REFCODE_BLOB build errors
by Aaron Durbin
· 9 years ago
72a8e5e
Update hex values to CBFS binary name types in Makefiles
by Martin Roth
· 9 years ago
9ef9d85
bootstate: use structure pointers for scheduling callbacks
by Aaron Durbin
· 9 years ago
9e94dbf
ACPI: Get S3 resume state from romstage_handoff
by Kyösti Mälkki
· 10 years ago
2c4aab3
coreboot: fix munged license text
by Aaron Durbin
· 9 years ago
21a5309
soc/intel/baytrail/Kconfig: Remove explicit `HAVE_MONOTONIC_TIMER`
by Paul Menzel
· 9 years ago
033bb4b
acpi: Generate valid ACPI processor objects
by Timothy Pearson
· 9 years ago
bde6d30
x86: Change MMIO addr in readN(addr)/writeN(addr, val) to pointer
by Kevin Paul Herbert
· 10 years ago
ae98e83
CBMEM: Always use DYNAMIC_CBMEM
by Kyösti Mälkki
· 10 years ago
f1e3c76
CBMEM: Do not use get_top_of_ram() with DYNAMIC_CBMEM
by Kyösti Mälkki
· 10 years ago
77b1655
vboot2: add verstage
by Stefan Reinauer
· 10 years ago
374f27b
baytrail: there is a chance that USBPHY_COMPBG is set to 0
by Kane Chen
· 10 years ago
314c4c3
baytrail: use the setting in devicetree.cb to config USBPHY_COMPBG
by Kane Chen
· 10 years ago
4175927
baytrail broadwell: Use timestamps internal stash
by Kyösti Mälkki
· 10 years ago
3a6550d
timestamps: Switch from tsc_t to uint64_t
by Stefan Reinauer
· 11 years ago
d816a02
baytrail: add more gpio init macros
by Kane Chen
· 10 years ago
1a3675e
baytrail: Add defines and functions for GPNCORE
by Kein Yuan
· 10 years ago
4851bf2
intel baytrail broadwell: Include microcode updates
by Kyösti Mälkki
· 10 years ago
002178a
baytrail SOCs: Add missing comma in gpio.h
by Martin Roth
· 10 years ago
59e209a
baytrail: initialize backlight PWM frequency
by Aaron Durbin
· 10 years ago
f2612a1
x86: Initialize SPI controller explicitly during PCH init
by David Hendricks
· 10 years ago
ec9293f
spi: Eliminate the spi_cs_activate and spi_cs_deactivate functions.
by Gabe Black
· 10 years ago
87f3b4e
spi: Remove the spi_set_speed and spi_cs_is_valid functions.
by Gabe Black
· 10 years ago
99a3bba
intel/baytrail: Spelling fixes
by Martin Roth
· 10 years ago
546953c
Replace hlt with halt()
by Patrick Georgi
· 10 years ago
bd79c5e
Replace hlt() loops with halt()
by Patrick Georgi
· 10 years ago
609d22f
intel: Remove IRQ1 from possible PIRQ assignemnt.
by Vladimir Serbinenko
· 10 years ago
04f68c1
baytrail: fix range check
by Patrick Georgi
· 10 years ago
0a1699e
intel: use crosscompiler readelf, instead of global
by Patrick Georgi
· 10 years ago
48b6b97
src: Too many terminators ';;' at end of stmts, stop Skynet
by Edward O'Callaghan
· 10 years ago
0625a8b
{cpu,soc}: Use DEVICE_NOOP macro over dummy symbol
by Edward O'Callaghan
· 10 years ago
dd20d5d
baytrail: Remove unused devicetree fields
by Shawn Nematbakhsh
· 10 years ago
b959079
baytrail: gfx: Don't configure hotplug + backlight registers
by Shawn Nematbakhsh
· 10 years ago
787809e
Baytrail/dptf: Always return 0 in TCPU._PPC
by Kein Yuan
· 10 years ago
1131889
baytrail: handle MRC being an ELF file
by Aaron Durbin
· 10 years ago
31ac9e3
baytrail: Configure MSR for 2-core and 4-core P-state configutation
by Duncan Laurie
· 10 years ago
89f5292
baytrail: move cache-as-ram base address to 0xfe000000
by Aaron Durbin
· 10 years ago
565d409
baytrail: romstage: Add function to check SW WP status for vboot
by Shawn Nematbakhsh
· 10 years ago
d2044cc
reg_script: default to n for ARCH_X86
by Isaac Christensen
· 10 years ago
b3f08c6
cmos: Rename the CMOS related functions.
by Gabe Black
· 10 years ago
f0aaa29
baytrail: Move HDA verb table to Intel SOC common directory
by Duncan Laurie
· 10 years ago
d8c4f2b
baytrail: Move MRC cache code to a common directory
by Duncan Laurie
· 10 years ago
Next »