1. a73b931 tree: drop last paragraph of GPL copyright header by Patrick Georgi · 9 years ago
  2. d972f78 linking: link bootblock.elf with .data and .bss sections again by Aaron Durbin · 9 years ago
  3. e5bad5c verstage: use common program.ld for linking by Aaron Durbin · 9 years ago
  4. 60391b6 imgtec/pistachio: remove timestamp_get() implementation by Aaron Durbin · 9 years ago
  5. 6123490 imgtech/pistacho: Add vboot2 memory region by Patrick Georgi · 9 years ago
  6. ba71ca3 Remove address from GPLv2 headers by Patrick Georgi · 9 years ago
  7. eb22da0e Remove old HAVE_UART_MEMORY_MAPPED select statements by Martin Roth · 9 years ago
  8. 3fa1ad0 pistachio: add DDR3 initialization code by Ionela Voinescu · 9 years ago
  9. 1185c10 pistachio: Use passive windowing as DQS gating scheme by Ionela Voinescu · 9 years ago
  10. 1d4c305 pistachio: sort included header files by Ionela Voinescu · 9 years ago
  11. 11f33e4 pistachio: initialize cbmem area to be empty by Ionela Voinescu · 9 years ago
  12. 4f2f01a pistachio: increase romstage size by Ionela Voinescu · 9 years ago
  13. f4e859b Revert "pistashio: bump up romstage size" by Aaron Durbin · 9 years ago
  14. def0fb5 pistashio: bump up romstage size by Aaron Durbin · 9 years ago
  15. b890a12 Remove address from GPLv2 headers by Patrick Georgi · 9 years ago
  16. e2b0aff Remove Kconfig variable that has no effect by Patrick Georgi · 9 years ago
  17. b4a6ca9 imgtec/pistachio: Add comment on the unusual memory layout by Patrick Georgi · 9 years ago
  18. 6e944c4 imgtech/pistachio: Give some more space to the bootblock by Patrick Georgi · 9 years ago
  19. aae53ab kbuild: automatically include SOCs by Stefan Reinauer · 9 years ago
  20. 5d997f9 imgtec/pistachio: DDR reads return to controller with no bubbles by Ionela Voinescu · 9 years ago
  21. a2c4f9e imgtec/pistachio: DDR row/bank/column mapping by Ionela Voinescu · 9 years ago
  22. 97db1fb soc: select generic gpio lib on (almost) all non-x86 SOCs by Stefan Reinauer · 9 years ago
  23. 11ecdb7 imgtec/pistachio: increase RAM CBFS cache size by Vadim Bendebury · 9 years ago
  24. 823f607 pistachio: Remove 50% DDR bandwidth restriction by Ionela Voinescu · 9 years ago
  25. 51ad6ac pistachio: Decrease DDR ODT from 75R to 50R by Ionela Voinescu · 9 years ago
  26. 59074ff pistachio: clean DDR2 initialization code by Ionela Voinescu · 9 years ago
  27. 38063b0 pistachio: add clock setup for all I2C interfaces by Ionela Voinescu · 9 years ago
  28. b8936ad urara: Identity map DRAM/SRAM by Andrew Bresticker · 9 years ago
  29. 8549797 imgtec/pistachio: Add spi_crop_chunk() by Patrick Georgi · 9 years ago
  30. b116a1a pistachio: Move console UART to a Kconfig variable by David Hendricks · 9 years ago
  31. d6aaca9 pistachio: add DDR2 initialization code by Ionela Voinescu · 9 years ago
  32. 7271e23 pistachio: report UART register width by Vadim Bendebury · 9 years ago
  33. 9dccf1c uart: pass register width in the coreboot table by Vadim Bendebury · 9 years ago
  34. fdce680 pistachio: implement clock setup for I2C0 by Ionela Voinescu · 9 years ago
  35. a702390 pistachio: Fix ROM clock base address by Ionela Voinescu · 9 years ago
  36. 8b1f23e urara: add clock setup for MIPS CPU, ROM and Ethernet by Ionela Voinescu · 9 years ago
  37. 41d1ca8 pistachio: fix clocks setup code by Ionela Voinescu · 9 years ago
  38. b9d59bb pistachio: Use 1.8433179 MHz for UART refclk by David Hendricks · 9 years ago
  39. 30fc667 pistachio: increase size of bootblock to 18 KB by Ionela Voinescu · 9 years ago
  40. 55b8dc0 pistachio: change memory layout as to allow bigger CBFS cache by Ionela Voinescu · 9 years ago
  41. 1c0d0c0 pistachio: spi: use same clock edge for RX and TX by Ionela Voinescu · 9 years ago
  42. b3f666b urara: Configure clocks and MFIOs by Ionela Voinescu · 9 years ago
  43. efcee76 CBFS: Automate ROM image layout and remove hardcoded offsets by Julius Werner · 10 years ago
  44. f9ff353 spi: support controllers with limited transfer size capabilities by Vadim Bendebury · 9 years ago
  45. b9d9615 urara: add support for DMA coherent memory area by Ionela Voinescu · 9 years ago
  46. fb3ea74 pistachio: increase the size of romstage to 36K by Ionela Voinescu · 9 years ago
  47. 420b0f6 pistachio: add timer frequency for SOC; correct platform ID by Ionela Voinescu · 9 years ago
  48. f3bc026 pistachio: add SOC descriptor by Vadim Bendebury · 9 years ago
  49. fe51cc4 pistachio: modify memory layout by Vadim Bendebury · 10 years ago
  50. 40ff8a5 pistachio: set correct CBMEM top address by Vadim Bendebury · 9 years ago
  51. cbc44f7 pistachio: allow more room for bootblock by Vadim Bendebury · 9 years ago
  52. 52a8879 pistachio: implement timer support by Vadim Bendebury · 10 years ago
  53. 0812568 pistachio: Change all SoC headers to <soc/headername.h> system by Julius Werner · 10 years ago
  54. ec5e5e0 New mechanism to define SRAM/memory map with automatic bounds checking by Julius Werner · 10 years ago
  55. 1d84ef5 pistachio: add gpio type definition by Vadim Bendebury · 10 years ago
  56. 5c9f534 urara: Fix CBFS header definitions by Vadim Bendebury · 10 years ago
  57. 146d05d imgtec/pistachio: Bring uart driver to modern standards by Patrick Georgi · 9 years ago
  58. 8880df1 pistachio: don't open code ramstage loading by Aaron Durbin · 9 years ago
  59. 49aad6b soc/imgtec/pistachio: Add IMGTEC SPI controller driver by Ionela Voinescu · 10 years ago
  60. 2d510d0 urara: use proper SOC name by Vadim Bendebury · 10 years ago