Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 43b7f416783ccc98952a4eb5f9274907442b03e5 / src / mainboard / siemens / mc_apl1 / variants
  1. 1e67f07 siemens/mc_apl1: Activate clock spreading for PTN3460 by Mario Scheithauer · 6 years ago
  2. 66038c8 siemens/mc_apl1: Add new mainboard variant mc_apl2 by Mario Scheithauer · 6 years ago
  3. 7e15e87 siemens/mc_apl1: Make the DDR memory swizzle data configurable by Mario Scheithauer · 6 years ago
  4. e27c096 siemens/mc_apl1: Correct the Tx signal from SATA interface by Mario Scheithauer · 6 years ago
  5. 403458e siemens/mc_apl1: Extend circuit life by clock gating and power gating by Mario Scheithauer · 6 years ago
  6. 5650896 siemens/mc_apl1: Disable PCI clock outputs on XIO bridge by Mario Scheithauer · 6 years ago
  7. 16ebc98 siemens/mc_apl1: Select DDR50 mode for eMMC by Mario Scheithauer · 6 years ago
  8. 0e1a526 siemens/mc_apl1: Make adjustments for the 1st redesign of this mainboard by Mario Scheithauer · 6 years ago
  9. 053851f siemens/mc_apl1: Move board specific things to mc_apl1 variant by Mario Scheithauer · 6 years ago
  10. c4986eb soc/intel/common/block: Add common chip config block by Subrata Banik · 6 years ago
  11. 6141353 siemens/mc_apl1: Move board specific things to mc_apl1 variant by Mario Scheithauer · 6 years ago
  12. d127be1 siemens/mc_apl1: Provide baseboard and variant concepts by Mario Scheithauer · 6 years ago