Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
1b9fc9e801d81fab7e26c0321c638dee83ca44a9
/
src
/
lib
/
program.ld
9a2790e
lib/program.ld: add .sdata sections
by Aaron Durbin
· 8 years ago
1e9a914
arch/x86,lib: make cbmem console work in postcar stage
by Aaron Durbin
· 8 years ago
f6b1039
program.ld: Don't exclude sbe region from verstage
by Stefan Reinauer
· 8 years ago
efcee9f
lib/reg_script: Allow multiple independent handlers
by Lee Leahy
· 8 years ago
fab8ae7
program.ld: make sure that zeroptr isn't assigned to debug sections
by Patrick Georgi
· 8 years ago
7f8afe0
arch/x86: introduce postcar stage/phase
by Aaron Durbin
· 8 years ago
ff8076d
Provide a gcc-safe zero pointer
by Patrick Georgi
· 9 years ago
a73b931
tree: drop last paragraph of GPL copyright header
by Patrick Georgi
· 9 years ago
9cc8e92
program.ld: terminate ALIGN statement
by Patrick Georgi
· 9 years ago
d972f78
linking: link bootblock.elf with .data and .bss sections again
by Aaron Durbin
· 9 years ago
52a9260
linking: Repair special treatments for non-x86 bootblocks
by Julius Werner
· 9 years ago
83bc0db
x86: link ramstage the same way regardless of RELOCATABLE_RAMSTAGE
by Aaron Durbin
· 9 years ago
dde7629
rmodule: use program.ld for linking
by Aaron Durbin
· 9 years ago
14714e1
x86: link romstage like the other architectures
by Aaron Durbin
· 9 years ago
4de29d4
linking: lay the groundwork for a unified linking approach
by Aaron Durbin
· 9 years ago