Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 07e206a6466197487f9f877ee6f5e7a7bec751a2 / src / northbridge / intel / sandybridge
  1. 07e206a nb/intel/sandybridge/gma: Always initialize DP buffer translation by Nico Huber · 8 years ago
  2. 7141ff3 nb/intel/*/graphic_init: use sizeof instead of hardcoding edid size by Arthur Heymans · 8 years ago
  3. 6f8b7df cpu/intel/smm: Use CONFIG_SMM_TSEG_SIZE by Nico Huber · 8 years ago
  4. 7db506c src/northbridge: Remove unnecessary whitespace by Elyes HAOUAS · 8 years ago
  5. 0d4b11a src/northbridge: Remove whitespace after sizeof by Elyes HAOUAS · 8 years ago
  6. f9c4197 northbridge/sandybridge/raminit_mrc.c: fix missing include by Matt DeVillier · 8 years ago
  7. d3284a6 nb/intel/*/gma.c: remove spaces at the fake vbt generation by Arthur Heymans · 8 years ago
  8. 6fc430b northbridge/intel/sandybridge: transition away from device_t by Antonello Dettori · 8 years ago
  9. 12df950 northbridge/intel: Add required space before opening parenthesis '(' by Elyes HAOUAS · 8 years ago
  10. 0cd338e Remove non-ascii & unprintable characters by Martin Roth · 8 years ago
  11. 15279a9 src/northbridge: Capitalize CPU, RAM and ROM by Elyes HAOUAS · 8 years ago
  12. 0325dc6 bootmode: Get rid of CONFIG_BOOTMODE_STRAPS by Furquan Shaikh · 8 years ago
  13. 9551bed intel sandy/ivy: Redefine DCACHE_RAM_SIZE and DCACHE_RAM_MRC_VAR_SIZE by Kyösti Mälkki · 8 years ago
  14. e4da9aa intel/sandybridge: read correct leaf for cpu family by Ryan Salsamendi · 8 years ago
  15. 0306e6a intel/sandybridge: Fix builds with System Agent blob by Kyösti Mälkki · 8 years ago
  16. 75d139b intel/model_206ax: Prepare for dynamic CONFIG_RAMTOP by Kyösti Mälkki · 8 years ago
  17. 55409eb nb/intel/sandybridge/raminit: Use supported CAS by Patrick Rudolph · 8 years ago
  18. d4c53e3 nb/intel/sandybridge/raminit: Do code cleanup by Patrick Rudolph · 8 years ago
  19. b7b1b28 nb/intel/sandybridge/raminit: Do code cleanup by Patrick Rudolph · 8 years ago
  20. 7bddd30 nb/intel/sandybridge/raminit: Allow 933Mhz on Lenovo devices by Patrick Rudolph · 8 years ago
  21. d72cc41 intel/model_206ax: Move platform specific defines by Kyösti Mälkki · 8 years ago
  22. a969ed3 Move definitions of HIGH_MEMORY_SAVE by Kyösti Mälkki · 8 years ago
  23. 266a1f7 nb/intel/raminit (native): Read PCI mmio size from devicetree by Patrick Rudolph · 8 years ago
  24. bb9c90a nb/intel: Factor out common MRC code by Patrick Rudolph · 8 years ago
  25. 8f3aaa8 Fix leaking CONFIG_VGA=y by Kyösti Mälkki · 8 years ago
  26. 9c9bde3 nb/intel/sandybridge/raminit: support calling dram_freq multiple times by Patrick Rudolph · 8 years ago
  27. 2ccb74b nb/intel/sandybridge/raminit: add additional fallbacks by Patrick Rudolph · 8 years ago
  28. 588ccaa nb/intel/sandybridge/raminit: fix regression "always use mrccache" by Patrick Rudolph · 8 years ago 4.4 4.4
  29. 56abd4d nb/intel/sandybridge/raminit: always use mrccache by Patrick Rudolph · 8 years ago
  30. 31d1959 nb/intel/sandybridge/raminit: die in toplevel function by Patrick Rudolph · 8 years ago
  31. 24a845b nb/intel/sandybridge/raminit: prepare raminit for fallback by Patrick Rudolph · 8 years ago
  32. 27e085a nb/intel/sandybridge/raminit: move ram training into seperate function by Patrick Rudolph · 8 years ago
  33. 735ecce nb/intel/sandybridge/raminit: move dimm_info into ramctr_timing by Patrick Rudolph · 8 years ago
  34. 92fc072 northbridge/intel: move mrccache.c of sandybridge + haswell to common by Alexander Couzens · 8 years ago
  35. 81c5c76 northbridge/intel: move mrc_cache definition into a common header by Alexander Couzens · 8 years ago
  36. f0ab23c nortbridge/sandybridge/mrccache: parse the return code of flash->write by Alexander Couzens · 8 years ago
  37. 8e7928a sandybridge/gma_lvds: support both Sandy&Ivy on one board by Iru Cai · 9 years ago
  38. b97009e nb/intel/sandybridge/raminit: Fill SMBIOS type17 info by Patrick Rudolph · 8 years ago
  39. 9f3f915 nb/intel/sandybridge/romstage: Read fuse bits for max MEM Clk by Patrick Rudolph · 9 years ago
  40. 77e45d3 nb/intel/sandybridge/raminit: Make discover_timC_write non cyclic by Patrick Rudolph · 8 years ago
  41. d7ee9dd northbridge/intel: add missing #include guards by Iru Cai · 8 years ago
  42. d912f1d nb/intel/sandybridge/raminit: Adjust timB to prevent overflow by Patrick Rudolph · 9 years ago
  43. 0e92bb0 tree wide: Convert "if (CONFIG_.*_TPM.*)" to "if (IS_ENABLED(...))" by Denis 'GNUtoo' Carikli · 8 years ago
  44. bd1fdc6 nb/intel/sandybridge/raminit: Add XMP support by Patrick Rudolph · 9 years ago
  45. a649a54 nb/intel/sandybridge/raminit: Improve logging by Patrick Rudolph · 9 years ago
  46. e4f9d5c nb/intel/sandybridge: Start PEG link training by Patrick Rudolph · 9 years ago
  47. e8e66f4 southbridge/intel/bd82x6x: Use common gpio.c by Patrick Rudolph · 9 years ago
  48. 0188b13 nb/intel/sandybridge/raminit: Add shift offset by Patrick Rudolph · 9 years ago
  49. bd82d18 sandybridge: Always include MRC if not using native RAM init. by Vladimir Serbinenko · 9 years ago
  50. 144eea0 Make MRC vs native a config rather than making a separate chipset for it. by Vladimir Serbinenko · 9 years ago
  51. ffbb3c0 Merge sandy/ivybridge romstage flow for MRC and non-MRC. by Vladimir Serbinenko · 9 years ago
  52. 59ff340 Kconfig: Move defaults for CBFS_SIZE by Martin Roth · 9 years ago
  53. b2eea81 sandybridge: Set all native gfx-related options in northbridge code. by Vladimir Serbinenko · 9 years ago
  54. 609bd94 ivy: Add a possiblity for mainboard early init. by Vladimir Serbinenko · 9 years ago
  55. 2dc15e9 Revert "northbridge/intel/peg: Disable unused ports" by Nico Huber · 9 years ago
  56. 0e06f5b northbridge/intel/peg: Disable unused ports by Patrick Rudolph · 9 years ago
  57. a1c3bed nb/intel/sandybridge/raminit: Fix two dimms per channel by Patrick Rudolph · 9 years ago
  58. 3141eac Revert "northbridge/intel/sandybridge: Fix random raminit failures" by Vladimir Serbinenko · 9 years ago
  59. 7e513d1 intel/sandybridge/raminit: fix ODT setting by Patrick Rudolph · 9 years ago
  60. a696ae7 intel/northbridge/sandy: raminit code cleanup by Patrick Rudolph · 9 years ago
  61. 35272fd northbridge/intel ACPI: Remove unused Local method by Martin Roth · 9 years ago
  62. 07a1b28 x86 acpi: remove ALIGN_CURRENT macro by Aaron Durbin · 9 years ago
  63. 9b51568 nb/intel/sandybridge/raminit: Factor out code into toggle_io_reset by Patrick Rudolph · 9 years ago
  64. 371d291 nb/intel/sandybridge/raminit: Comment the code by Patrick Rudolph · 9 years ago
  65. aad34cd nb/intel/sandybridge: Fix PEG disablement by Patrick Rudolph · 9 years ago
  66. 240766a nb/intel/sandybridge/northbridge: Initialize uma_memory_base in all cases by Patrick Rudolph · 9 years ago
  67. 9f1fbb9 northbridge/intel/sandybridge: Fix random raminit failures by Patrick Rudolph · 9 years ago
  68. 593e7de nb/intel/sandybridge: Limit GFX workaround to Sandy Bridge by Nico Huber · 9 years ago
  69. 9d9ce0d nb/intel/sandybridge: Add ACPI DMAR table by Nico Huber · 9 years ago
  70. bb9469c nb/intel/sandybridge: Enable basic IOMMU support by Nico Huber · 9 years ago
  71. a73b931 tree: drop last paragraph of GPL copyright header by Patrick Georgi · 9 years ago
  72. e11f6c3 nb/intel/sandybridge/gma: add disable function by Patrick Rudolph · 9 years ago
  73. fc70643 Intel: Move MCRS ResourceTemplate outside of _CRS method by Martin Roth · 9 years ago
  74. 62047d1 gma: Consolidate Intel IGD ACPI code some more by Nico Huber · 9 years ago
  75. c48f5ef Kill lvds_num_lanes by Vladimir Serbinenko · 9 years ago
  76. 551cff0 Derive lvds_dual_channel from EDID timings. by Vladimir Serbinenko · 9 years ago
  77. 9733e28 nb/intel/sandybridge/raminit: Add edge write discovery check by Patrick Rudolph · 9 years ago
  78. 2a510a7 northbridge/intel/sandybridge: Do not disable PEG by default by Patrick Rudolph · 9 years ago
  79. 3660c0f northbridge/intel/sandybridge: Enable PEG clock-gating on demand by Patrick Rudolph · 9 years ago
  80. ecf2eb4 sandybridge ivybridge: Treat native init as first class citizen by Alexandru Gagniuc · 9 years ago
  81. 9796f60 coreboot: move TS_END_ROMSTAGE to one spot by Aaron Durbin · 9 years ago
  82. 9647094 intel/sandybridge: Do not guard native VGA init by #ifdefs by Alexandru Gagniuc · 9 years ago
  83. c241855 north/intel/sandybridge: Fix native VGA initialization by Alexandru Gagniuc · 9 years ago
  84. 2c482a9 intel: Do not hardcode the position of mrc.cache by Alexandru Gagniuc · 9 years ago
  85. 4d3de7e bootstate: remove need for #ifdef ENV_RAMSTAGE by Aaron Durbin · 9 years ago
  86. 7dbf9c6 edid: Use edid_mode struct to reduce redundancy by David Hendricks · 9 years ago
  87. df20506 Intel: Remove CACHE_MRC_BIN - 'selected' everywhere in Kconfig by Martin Roth · 9 years ago
  88. e324cc9 intel raminit: rewrite timB high adjust calculation by Patrick Rudolph · 9 years ago
  89. 0620b1e8 intel raminit: support two DIMMs per channel by Patrick Rudolph · 9 years ago
  90. 3162a1d intel/sandybridge/gma: Add graphics PCI Device IDs 0x0162 and 0x0152 by Damien Zammit · 9 years ago
  91. 6cb3a59 x86: flatten hierarchy by Stefan Reinauer · 9 years ago 4.1 4.1
  92. 2b374bee intel raminit: improve logging by Patrick Rudolph · 9 years ago
  93. 6f7ce9b intel raminit: fix timB high adjust calculation by Patrick Rudolph · 9 years ago
  94. 073b017 intel raminit: whitespace fixes by Patrick Rudolph · 9 years ago
  95. 03a88d3 intel sandybridge: add VGA pci device id by Patrick Rudolph · 9 years ago
  96. 49a8c8a sandybridge: provide monotonic timer function by Patrick Georgi · 9 years ago
  97. 5a2bd0b Revert "sandy/ivybridge: use LAPIC timer in SMM" by Patrick Georgi · 9 years ago
  98. 8c2f397 intel raminit: rename register by Patrick Rudolph · 9 years ago
  99. a3aa8da sandy/ivybridge: use LAPIC timer in SMM by Stefan Reinauer · 9 years ago
  100. 03decc0 intel/sandybridge: initialize variable by Patrick Georgi · 9 years ago