blob: ec04f9ccd7a0c6eb3e6cc324f345edc5238dc298 [file] [log] [blame]
huang lin82ba4d02014-08-16 10:49:32 +08001/*
2 * This file is part of the coreboot project.
3 *
4 * Copyright 2014 Rockchip Inc.
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; version 2 of the License.
9 *
10 * This program is distributed in the hope that it will be useful,
11 * but WITHOUT ANY WARRANTY; without even the implied warranty of
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 * GNU General Public License for more details.
14 *
15 * You should have received a copy of the GNU General Public License
16 * along with this program; if not, write to the Free Software
17 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
18 */
19
Julius Werner7a453eb2014-10-20 13:14:55 -070020#include <arch/cache.h>
21#include <cbmem.h>
22#include <console/console.h>
23#include <delay.h>
24#include <device/device.h>
Julius Wernereaa9c452014-09-24 15:40:49 -070025#include <gpio.h>
huang lin40f558e2014-09-19 14:51:52 +080026#include <soc/display.h>
Julius Werner7a453eb2014-10-20 13:14:55 -070027#include <soc/soc.h>
huang linee28c862015-01-26 21:04:55 +080028#include <soc/sdram.h>
Julius Werner7a453eb2014-10-20 13:14:55 -070029#include <stddef.h>
huang lin82ba4d02014-08-16 10:49:32 +080030#include <stdlib.h>
31#include <string.h>
Julius Werner249f9cc2015-01-14 14:53:59 -080032#include <symbols.h>
huang lin40f558e2014-09-19 14:51:52 +080033#include <vendorcode/google/chromeos/chromeos.h>
Julius Werner7a453eb2014-10-20 13:14:55 -070034
huang lin82ba4d02014-08-16 10:49:32 +080035#include "chip.h"
36
huang lin40f558e2014-09-19 14:51:52 +080037static void soc_init(device_t dev)
huang lin82ba4d02014-08-16 10:49:32 +080038{
huang linee28c862015-01-26 21:04:55 +080039 ram_resource(dev, 0, (uintptr_t)_dram/KiB, sdram_size_mb()*(MiB/KiB));
huang lin40f558e2014-09-19 14:51:52 +080040 if (vboot_skip_display_init())
41 printk(BIOS_INFO, "Skipping display init.\n");
David Hendricks1c780092014-12-15 21:20:35 -080042#if !IS_ENABLED(CONFIG_SKIP_DISPLAY_INIT_HACK)
huang lin40f558e2014-09-19 14:51:52 +080043 else
Julius Werner249f9cc2015-01-14 14:53:59 -080044 rk_display_init(dev, (uintptr_t)_framebuffer,
45 _framebuffer_size);
David Hendricks1c780092014-12-15 21:20:35 -080046#endif
huang lin82ba4d02014-08-16 10:49:32 +080047}
48
huang lin82ba4d02014-08-16 10:49:32 +080049static struct device_operations soc_ops = {
Edward O'Callaghanc1a9dfe2015-03-26 20:10:09 +110050 .read_resources = DEVICE_NOOP,
51 .set_resources = DEVICE_NOOP,
huang lin40f558e2014-09-19 14:51:52 +080052 .init = soc_init,
huang lin82ba4d02014-08-16 10:49:32 +080053 .scan_bus = 0,
54};
55
56static void enable_rk3288_dev(device_t dev)
57{
58 dev->ops = &soc_ops;
59}
60
61struct chip_operations soc_rockchip_rk3288_ops = {
62 CHIP_NAME("SOC Rockchip 3288")
63 .enable_dev = enable_rk3288_dev,
64};