blob: d4c34c924317946414701148b33fd41ef225f080 [file] [log] [blame]
Daisuke Nojiria6712f32015-01-23 10:06:19 -08001##
2## This file is part of the coreboot project.
3##
4## Copyright 2014 Google Inc.
5##
6## This program is free software; you can redistribute it and/or modify
7## it under the terms of the GNU General Public License as published by
8## the Free Software Foundation; version 2 of the License.
9##
10## This program is distributed in the hope that it will be useful,
11## but WITHOUT ANY WARRANTY; without even the implied warranty of
12## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13## GNU General Public License for more details.
14##
Daisuke Nojiria6712f32015-01-23 10:06:19 -080015
16config SOC_BROADCOM_CYGNUS
17 bool
18 default n
19 select ARCH_BOOTBLOCK_ARMV7
20 select ARCH_RAMSTAGE_ARMV7
21 select ARCH_ROMSTAGE_ARMV7
22 select ARCH_VERSTAGE_ARMV7
23 select BOOTBLOCK_CONSOLE
Daisuke Nojiria6712f32015-01-23 10:06:19 -080024 select GENERIC_UDELAY
25 select HAVE_MONOTONIC_TIMER
Daisuke Nojiria6712f32015-01-23 10:06:19 -080026 select HAVE_UART_SPECIAL
Stefan Reinauer97db1fb2015-03-26 15:58:41 -070027 select GENERIC_GPIO_LIB
Daisuke Nojiria6712f32015-01-23 10:06:19 -080028
29if SOC_BROADCOM_CYGNUS
30
Martin Roth967cd9a2015-08-18 14:22:58 -060031config CHROMEOS
32 select SEPARATE_VERSTAGE
33 select RETURN_FROM_VERSTAGE
34
Daisuke Nojiric047b102015-01-23 10:02:24 -080035config CONSOLE_SERIAL_UART_ADDRESS
36 hex
Patrick Georgi01368ed2015-04-16 15:27:52 +020037 depends on DRIVERS_UART
Daisuke Nojiric047b102015-01-23 10:02:24 -080038 default 0x18023000
39
Icarus Chaud5f551a2015-02-13 15:16:37 -080040config CYGNUS_DDR800
41 bool "DDR Speed at 800MHz"
42 default y
43
Icarus Chaube476362015-04-07 16:09:24 -070044config CYGNUS_DDR_AUTO_SELF_REFRESH_ENABLE
45 bool "Enable DDR auto self-refresh"
46 default y
47 help
48 Warning: M0 expects that auto self-refresh is enabled. Modify
49 with caution.
50
51
Icarus Chaud5f551a2015-02-13 15:16:37 -080052config CYGNUS_SHMOO_REUSE_DDR_32BIT
53 bool "Indicate if DDR width is 32-bit"
54 default n
55
56config CYGNUS_SDRAM_TEST_DDR
57 bool "Run a write-read test on DDR after initialization"
58 default n
59
60config CYGNUS_PRINT_SHMOO_DEBUG
61 bool "Print debug info for shmoo"
62 default n
Icarus Chau98558952015-03-03 19:36:03 -080063
64config CYGNUS_GPIO_TEST
65 bool "Run a test on gpio"
66 default n
67
Daisuke Nojiria6712f32015-01-23 10:06:19 -080068endif