blob: 821b2dc39c9238587e9d1da807bddcd72e4cd61f [file] [log] [blame]
Daisuke Nojiria6712f32015-01-23 10:06:19 -08001##
2## This file is part of the coreboot project.
3##
4## Copyright 2014 Google Inc.
5##
6## This program is free software; you can redistribute it and/or modify
7## it under the terms of the GNU General Public License as published by
8## the Free Software Foundation; version 2 of the License.
9##
10## This program is distributed in the hope that it will be useful,
11## but WITHOUT ANY WARRANTY; without even the implied warranty of
12## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13## GNU General Public License for more details.
14##
15## You should have received a copy of the GNU General Public License
16## along with this program; if not, write to the Free Software
17## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
18##
19
20config SOC_BROADCOM_CYGNUS
21 bool
22 default n
23 select ARCH_BOOTBLOCK_ARMV7
24 select ARCH_RAMSTAGE_ARMV7
25 select ARCH_ROMSTAGE_ARMV7
26 select ARCH_VERSTAGE_ARMV7
27 select BOOTBLOCK_CONSOLE
28 select CPU_HAS_BOOTBLOCK_INIT
29 select DYNAMIC_CBMEM
30 select EARLY_CONSOLE
31 select GENERIC_UDELAY
32 select HAVE_MONOTONIC_TIMER
33 select HAVE_UART_MEMORY_MAPPED
34 select HAVE_UART_SPECIAL
Icarus Chaud5f551a2015-02-13 15:16:37 -080035 select HAS_PRECBMEM_TIMESTAMP_REGION
36 select RETURN_FROM_VERSTAGE
Stefan Reinauer97db1fb2015-03-26 15:58:41 -070037 select GENERIC_GPIO_LIB
Daisuke Nojiria6712f32015-01-23 10:06:19 -080038
39if SOC_BROADCOM_CYGNUS
40
41config BOOTBLOCK_CPU_INIT
42 string
43 default "soc/broadcom/cygnus/bootblock.c"
44
Daisuke Nojiric047b102015-01-23 10:02:24 -080045config CONSOLE_SERIAL_UART_ADDRESS
46 hex
Patrick Georgi01368ed2015-04-16 15:27:52 +020047 depends on DRIVERS_UART
Daisuke Nojiric047b102015-01-23 10:02:24 -080048 default 0x18023000
49
Icarus Chaud5f551a2015-02-13 15:16:37 -080050config CYGNUS_DDR800
51 bool "DDR Speed at 800MHz"
52 default y
53
54config CYGNUS_SHMOO_REUSE_DDR_32BIT
55 bool "Indicate if DDR width is 32-bit"
56 default n
57
58config CYGNUS_SDRAM_TEST_DDR
59 bool "Run a write-read test on DDR after initialization"
60 default n
61
62config CYGNUS_PRINT_SHMOO_DEBUG
63 bool "Print debug info for shmoo"
64 default n
Icarus Chau98558952015-03-03 19:36:03 -080065
66config CYGNUS_GPIO_TEST
67 bool "Run a test on gpio"
68 default n
69
Daisuke Nojiria6712f32015-01-23 10:06:19 -080070endif