Angel Pons | 182dbde | 2020-04-02 23:49:05 +0200 | [diff] [blame] | 1 | /* SPDX-License-Identifier: GPL-2.0-only */ |
Aaron Durbin | 76c3700 | 2012-10-30 09:03:43 -0500 | [diff] [blame] | 2 | |
Aaron Durbin | 76c3700 | 2012-10-30 09:03:43 -0500 | [diff] [blame] | 3 | #include <arch/io.h> |
Kyösti Mälkki | f1b58b7 | 2019-03-01 13:43:02 +0200 | [diff] [blame] | 4 | #include <device/pci_ops.h> |
Aaron Durbin | 76c3700 | 2012-10-30 09:03:43 -0500 | [diff] [blame] | 5 | #include <console/console.h> |
| 6 | #include <delay.h> |
Patrick Georgi | bd79c5e | 2014-11-28 22:35:36 +0100 | [diff] [blame] | 7 | #include <halt.h> |
Elyes HAOUAS | 249343b | 2021-12-31 08:40:53 +0100 | [diff] [blame] | 8 | |
Aaron Durbin | 76c3700 | 2012-10-30 09:03:43 -0500 | [diff] [blame] | 9 | #include "me.h" |
| 10 | #include "pch.h" |
| 11 | |
| 12 | static const char *me_ack_values[] = { |
| 13 | [ME_HFS_ACK_NO_DID] = "No DID Ack received", |
| 14 | [ME_HFS_ACK_RESET] = "Non-power cycle reset", |
| 15 | [ME_HFS_ACK_PWR_CYCLE] = "Power cycle reset", |
| 16 | [ME_HFS_ACK_S3] = "Go to S3", |
| 17 | [ME_HFS_ACK_S4] = "Go to S4", |
| 18 | [ME_HFS_ACK_S5] = "Go to S5", |
| 19 | [ME_HFS_ACK_GBL_RESET] = "Global Reset", |
| 20 | [ME_HFS_ACK_CONTINUE] = "Continue to boot" |
| 21 | }; |
| 22 | |
Aaron Durbin | 76c3700 | 2012-10-30 09:03:43 -0500 | [diff] [blame] | 23 | void intel_early_me_status(void) |
| 24 | { |
Angel Pons | 032255c | 2021-11-24 14:12:38 +0100 | [diff] [blame] | 25 | union me_hfs hfs = { .raw = pci_read_config32(PCH_ME_DEV, PCI_ME_HFS) }; |
| 26 | union me_hfs2 hfs2 = { .raw = pci_read_config32(PCH_ME_DEV, PCI_ME_HFS2) }; |
Aaron Durbin | 76c3700 | 2012-10-30 09:03:43 -0500 | [diff] [blame] | 27 | |
Angel Pons | 55405a3 | 2021-11-24 15:04:05 +0100 | [diff] [blame] | 28 | intel_me_status(hfs, hfs2); |
Aaron Durbin | 76c3700 | 2012-10-30 09:03:43 -0500 | [diff] [blame] | 29 | } |
| 30 | |
| 31 | int intel_early_me_init(void) |
| 32 | { |
| 33 | int count; |
Angel Pons | 032255c | 2021-11-24 14:12:38 +0100 | [diff] [blame] | 34 | union me_uma uma; |
| 35 | union me_hfs hfs; |
Aaron Durbin | 76c3700 | 2012-10-30 09:03:43 -0500 | [diff] [blame] | 36 | |
| 37 | printk(BIOS_INFO, "Intel ME early init\n"); |
| 38 | |
| 39 | /* Wait for ME UMA SIZE VALID bit to be set */ |
Aaron Durbin | 9aa031e | 2012-11-02 09:16:46 -0500 | [diff] [blame] | 40 | /* FIXME: ME9 BGW indicates a 5 sec poll timeout. */ |
Aaron Durbin | 76c3700 | 2012-10-30 09:03:43 -0500 | [diff] [blame] | 41 | for (count = ME_RETRY; count > 0; --count) { |
Angel Pons | 032255c | 2021-11-24 14:12:38 +0100 | [diff] [blame] | 42 | uma.raw = pci_read_config32(PCH_ME_DEV, PCI_ME_UMA); |
Aaron Durbin | 76c3700 | 2012-10-30 09:03:43 -0500 | [diff] [blame] | 43 | if (uma.valid) |
| 44 | break; |
| 45 | udelay(ME_DELAY); |
| 46 | } |
| 47 | if (!count) { |
Julius Werner | e966595 | 2022-01-21 17:06:20 -0800 | [diff] [blame^] | 48 | printk(BIOS_ERR, "ME is not ready!\n"); |
Aaron Durbin | 76c3700 | 2012-10-30 09:03:43 -0500 | [diff] [blame] | 49 | return -1; |
| 50 | } |
| 51 | |
| 52 | /* Check for valid firmware */ |
Angel Pons | 032255c | 2021-11-24 14:12:38 +0100 | [diff] [blame] | 53 | hfs.raw = pci_read_config32(PCH_ME_DEV, PCI_ME_HFS); |
Aaron Durbin | 76c3700 | 2012-10-30 09:03:43 -0500 | [diff] [blame] | 54 | if (hfs.fpt_bad) { |
Julius Werner | e966595 | 2022-01-21 17:06:20 -0800 | [diff] [blame^] | 55 | printk(BIOS_WARNING, "ME has bad firmware\n"); |
Aaron Durbin | 76c3700 | 2012-10-30 09:03:43 -0500 | [diff] [blame] | 56 | return -1; |
| 57 | } |
| 58 | |
| 59 | printk(BIOS_INFO, "Intel ME firmware is ready\n"); |
| 60 | return 0; |
| 61 | } |
| 62 | |
| 63 | int intel_early_me_uma_size(void) |
| 64 | { |
Angel Pons | 032255c | 2021-11-24 14:12:38 +0100 | [diff] [blame] | 65 | union me_uma uma = { .raw = pci_read_config32(PCH_ME_DEV, PCI_ME_UMA) }; |
Aaron Durbin | 76c3700 | 2012-10-30 09:03:43 -0500 | [diff] [blame] | 66 | |
Aaron Durbin | 76c3700 | 2012-10-30 09:03:43 -0500 | [diff] [blame] | 67 | if (uma.valid) { |
| 68 | printk(BIOS_DEBUG, "ME: Requested %uMB UMA\n", uma.size); |
| 69 | return uma.size; |
| 70 | } |
| 71 | |
| 72 | printk(BIOS_DEBUG, "ME: Invalid UMA size\n"); |
| 73 | return 0; |
| 74 | } |
| 75 | |
| 76 | static inline void set_global_reset(int enable) |
| 77 | { |
Aaron Durbin | b9ea8b3 | 2012-11-02 09:10:30 -0500 | [diff] [blame] | 78 | u32 pmir = pci_read_config32(PCH_LPC_DEV, PMIR); |
Aaron Durbin | 76c3700 | 2012-10-30 09:03:43 -0500 | [diff] [blame] | 79 | |
| 80 | /* CF9GR indicates a Global Reset */ |
| 81 | if (enable) |
Aaron Durbin | b9ea8b3 | 2012-11-02 09:10:30 -0500 | [diff] [blame] | 82 | pmir |= PMIR_CF9GR; |
Aaron Durbin | 76c3700 | 2012-10-30 09:03:43 -0500 | [diff] [blame] | 83 | else |
Aaron Durbin | b9ea8b3 | 2012-11-02 09:10:30 -0500 | [diff] [blame] | 84 | pmir &= ~PMIR_CF9GR; |
Aaron Durbin | 76c3700 | 2012-10-30 09:03:43 -0500 | [diff] [blame] | 85 | |
Aaron Durbin | b9ea8b3 | 2012-11-02 09:10:30 -0500 | [diff] [blame] | 86 | pci_write_config32(PCH_LPC_DEV, PMIR, pmir); |
Aaron Durbin | 76c3700 | 2012-10-30 09:03:43 -0500 | [diff] [blame] | 87 | } |
| 88 | |
| 89 | int intel_early_me_init_done(u8 status) |
| 90 | { |
| 91 | u8 reset; |
| 92 | int count; |
| 93 | u32 mebase_l, mebase_h; |
Angel Pons | 032255c | 2021-11-24 14:12:38 +0100 | [diff] [blame] | 94 | union me_hfs hfs; |
| 95 | union me_did did = { |
Aaron Durbin | 76c3700 | 2012-10-30 09:03:43 -0500 | [diff] [blame] | 96 | .init_done = ME_INIT_DONE, |
| 97 | .status = status |
| 98 | }; |
| 99 | |
| 100 | /* MEBASE from MESEG_BASE[35:20] */ |
| 101 | mebase_l = pci_read_config32(PCI_CPU_DEVICE, PCI_CPU_MEBASE_L); |
| 102 | mebase_h = pci_read_config32(PCI_CPU_DEVICE, PCI_CPU_MEBASE_H) & 0xf; |
| 103 | did.uma_base = (mebase_l >> 20) | (mebase_h << 12); |
| 104 | |
| 105 | /* Send message to ME */ |
| 106 | printk(BIOS_DEBUG, "ME: Sending Init Done with status: %d, " |
| 107 | "UMA base: 0x%04x\n", status, did.uma_base); |
| 108 | |
Angel Pons | 032255c | 2021-11-24 14:12:38 +0100 | [diff] [blame] | 109 | pci_write_config32(PCH_ME_DEV, PCI_ME_H_GS, did.raw); |
Aaron Durbin | 76c3700 | 2012-10-30 09:03:43 -0500 | [diff] [blame] | 110 | |
Aaron Durbin | 9aa031e | 2012-11-02 09:16:46 -0500 | [diff] [blame] | 111 | /* |
| 112 | * The ME firmware does not respond with an ACK when NOMEM or ERROR |
| 113 | * are sent. |
| 114 | */ |
| 115 | if (status == ME_INIT_STATUS_NOMEM || status == ME_INIT_STATUS_ERROR) |
| 116 | return 0; |
| 117 | |
Aaron Durbin | 76c3700 | 2012-10-30 09:03:43 -0500 | [diff] [blame] | 118 | /* Must wait for ME acknowledgement */ |
| 119 | for (count = ME_RETRY; count > 0; --count) { |
Angel Pons | 032255c | 2021-11-24 14:12:38 +0100 | [diff] [blame] | 120 | hfs.raw = pci_read_config32(PCH_ME_DEV, PCI_ME_HFS); |
Aaron Durbin | 76c3700 | 2012-10-30 09:03:43 -0500 | [diff] [blame] | 121 | if (hfs.bios_msg_ack) |
| 122 | break; |
| 123 | udelay(ME_DELAY); |
| 124 | } |
| 125 | if (!count) { |
Julius Werner | e966595 | 2022-01-21 17:06:20 -0800 | [diff] [blame^] | 126 | printk(BIOS_ERR, "ME failed to respond\n"); |
Aaron Durbin | 76c3700 | 2012-10-30 09:03:43 -0500 | [diff] [blame] | 127 | return -1; |
| 128 | } |
| 129 | |
| 130 | /* Return the requested BIOS action */ |
| 131 | printk(BIOS_NOTICE, "ME: Requested BIOS Action: %s\n", |
| 132 | me_ack_values[hfs.ack_data]); |
| 133 | |
| 134 | /* Check status after acknowledgement */ |
| 135 | intel_early_me_status(); |
| 136 | |
| 137 | reset = 0; |
| 138 | switch (hfs.ack_data) { |
| 139 | case ME_HFS_ACK_CONTINUE: |
| 140 | /* Continue to boot */ |
| 141 | return 0; |
| 142 | case ME_HFS_ACK_RESET: |
| 143 | /* Non-power cycle reset */ |
| 144 | set_global_reset(0); |
| 145 | reset = 0x06; |
| 146 | break; |
| 147 | case ME_HFS_ACK_PWR_CYCLE: |
| 148 | /* Power cycle reset */ |
| 149 | set_global_reset(0); |
| 150 | reset = 0x0e; |
| 151 | break; |
| 152 | case ME_HFS_ACK_GBL_RESET: |
| 153 | /* Global reset */ |
| 154 | set_global_reset(1); |
| 155 | reset = 0x0e; |
| 156 | break; |
| 157 | case ME_HFS_ACK_S3: |
| 158 | case ME_HFS_ACK_S4: |
| 159 | case ME_HFS_ACK_S5: |
| 160 | break; |
| 161 | } |
| 162 | |
| 163 | /* Perform the requested reset */ |
| 164 | if (reset) { |
| 165 | outb(reset, 0xcf9); |
Patrick Georgi | bd79c5e | 2014-11-28 22:35:36 +0100 | [diff] [blame] | 166 | halt(); |
Aaron Durbin | 76c3700 | 2012-10-30 09:03:43 -0500 | [diff] [blame] | 167 | } |
| 168 | return -1; |
| 169 | } |