blob: e900ea8399fa53473ffb4ab15e053b3c0acf3b12 [file] [log] [blame]
efdesign9895b66112011-07-20 13:23:04 -06001#
2# This file is part of the coreboot project.
3#
Kerry Sheha3f06072012-02-07 20:32:38 +08004# Copyright (C) 2011 - 2012 Advanced Micro Devices, Inc.
efdesign9895b66112011-07-20 13:23:04 -06005#
6# This program is free software; you can redistribute it and/or modify
7# it under the terms of the GNU General Public License as published by
8# the Free Software Foundation; version 2 of the License.
9#
10# This program is distributed in the hope that it will be useful,
11# but WITHOUT ANY WARRANTY; without even the implied warranty of
12# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13# GNU General Public License for more details.
14#
15# You should have received a copy of the GNU General Public License
16# along with this program; if not, write to the Free Software
17# Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
18#
19
20if BOARD_SUPERMICRO_H8QGI
21
22config BOARD_SPECIFIC_OPTIONS
23 def_bool y
24 select ARCH_X86
Kerry Sheha3f06072012-02-07 20:32:38 +080025 select CPU_AMD_AGESA_FAMILY15
26 select CPU_AMD_SOCKET_G34
27 select NORTHBRIDGE_AMD_AGESA_FAMILY15_ROOT_COMPLEX
28 select NORTHBRIDGE_AMD_AGESA_FAMILY15
29 select NORTHBRIDGE_AMD_CIMX_RD890
30 select SOUTHBRIDGE_AMD_CIMX_SB700
efdesign9895b66112011-07-20 13:23:04 -060031 select SUPERIO_WINBOND_W83627DHG
Alexandru Gagniuc1a2b3182011-08-03 09:14:59 -050032 select SUPERIO_NUVOTON_WPCM450
Kerry Sheha3f06072012-02-07 20:32:38 +080033 select UDELAY_TSC
efdesign9895b66112011-07-20 13:23:04 -060034 select BOARD_HAS_FADT
35 select HAVE_BUS_CONFIG
36 select HAVE_OPTION_TABLE
37 select HAVE_PIRQ_TABLE
38 select HAVE_MP_TABLE
39 select HAVE_HARD_RESET
40 select SERIAL_CPU_INIT
efdesign9895b66112011-07-20 13:23:04 -060041 select HAVE_ACPI_TABLES
42 select BOARD_ROMSIZE_KB_2048
Kerry Sheha3f06072012-02-07 20:32:38 +080043 select TINY_BOOTBLOCK
efdesign9895b66112011-07-20 13:23:04 -060044 #select MMCONF_SUPPORT_DEFAULT #TODO enable it to resolve Multicore IO conflict
45
efdesign9895b66112011-07-20 13:23:04 -060046config MAINBOARD_DIR
47 string
48 default supermicro/h8qgi
49
50config MAINBOARD_PART_NUMBER
51 string
52 default "H8QGI"
53
54config HW_MEM_HOLE_SIZEK
55 hex
56 default 0x200000
57
58config MAX_CPUS
59 int
60 default 64
61
62config MAX_PHYSICAL_CPUS
63 int
64 default 16
65
66config HW_MEM_HOLE_SIZE_AUTO_INC
67 bool
68 default n
69
70config MEM_TRAIN_SEQ
71 int
72 default 2
73
74config IRQ_SLOT_COUNT
75 int
76 default 11
77
78config RAMTOP
79 hex
80 default 0x1000000
81
82config HEAP_SIZE
83 hex
84 default 0xc0000
85
86config STACK_SIZE
87 hex
88 default 0x10000
89
90config ACPI_SSDTX_NUM
91 int
92 default 0
93
94config RAMBASE
95 hex
96 default 0x200000
97
98config SIO_PORT
99 hex
100 default 0x164E
101 help
102 though UARTs are on the NUVOTON BMC, port 0x164E
103 PS2 keyboard and mouse are on SUPERIO_WINBOND_W83627DHG, port 0x2E
104
105config DRIVERS_PS2_KEYBOARD
106 bool
107 default y
108
109config WARNINGS_ARE_ERRORS
110 bool
111 default n
112
113config ONBOARD_VGA_IS_PRIMARY
114 bool
115 default y
116
117config VGA_BIOS
118 bool
119 default n
120
121config VGA_BIOS_ID
122 string
123 depends on VGA_BIOS
124 default "102b,0532"
125
126endif # BOARD_SUPERMICRO_H8QGI
127