Patrick Georgi | 11f0079 | 2020-03-04 15:10:45 +0100 | [diff] [blame] | 1 | ## SPDX-License-Identifier: GPL-2.0-only |
Stefan Reinauer | 425b61e | 2015-03-15 04:29:35 +0100 | [diff] [blame] | 2 | |
Stefan Reinauer | a48ca84 | 2015-04-04 01:58:28 +0200 | [diff] [blame] | 3 | config ARCH_X86 |
| 4 | bool |
Stefan Reinauer | a48ca84 | 2015-04-04 01:58:28 +0200 | [diff] [blame] | 5 | select PCI |
Kyösti Mälkki | ec151f0 | 2018-06-03 22:48:51 +0300 | [diff] [blame] | 6 | select RELOCATABLE_MODULES |
Harshit Sharma | 65bec1c | 2020-08-05 22:25:27 -0700 | [diff] [blame] | 7 | select HAVE_ASAN_IN_RAMSTAGE |
Stefan Reinauer | a48ca84 | 2015-04-04 01:58:28 +0200 | [diff] [blame] | 8 | |
Angel Pons | 8e035e3 | 2021-06-22 12:58:20 +0200 | [diff] [blame] | 9 | if ARCH_X86 |
| 10 | |
Stefan Reinauer | 6867120 | 2015-03-15 04:34:03 +0100 | [diff] [blame] | 11 | # stage selectors for x86 |
| 12 | |
Furquan Shaikh | 99ac98f | 2014-04-23 10:18:48 -0700 | [diff] [blame] | 13 | config ARCH_BOOTBLOCK_X86_32 |
Gabe Black | 5fbfc91 | 2013-07-07 13:52:37 -0700 | [diff] [blame] | 14 | bool |
Furquan Shaikh | 99ac98f | 2014-04-23 10:18:48 -0700 | [diff] [blame] | 15 | |
Stefan Reinauer | 77b1655 | 2015-01-14 19:51:47 +0100 | [diff] [blame] | 16 | config ARCH_VERSTAGE_X86_32 |
| 17 | bool |
Stefan Reinauer | 77b1655 | 2015-01-14 19:51:47 +0100 | [diff] [blame] | 18 | |
Furquan Shaikh | 99ac98f | 2014-04-23 10:18:48 -0700 | [diff] [blame] | 19 | config ARCH_ROMSTAGE_X86_32 |
| 20 | bool |
Furquan Shaikh | 99ac98f | 2014-04-23 10:18:48 -0700 | [diff] [blame] | 21 | |
Patrick Georgi | 29eeece | 2018-10-31 14:24:47 +0100 | [diff] [blame] | 22 | config ARCH_POSTCAR_X86_32 |
| 23 | bool |
| 24 | default ARCH_ROMSTAGE_X86_32 && POSTCAR_STAGE |
| 25 | |
Furquan Shaikh | 99ac98f | 2014-04-23 10:18:48 -0700 | [diff] [blame] | 26 | config ARCH_RAMSTAGE_X86_32 |
| 27 | bool |
Gabe Black | 5fbfc91 | 2013-07-07 13:52:37 -0700 | [diff] [blame] | 28 | |
Angel Pons | a32df26 | 2020-09-25 10:20:11 +0200 | [diff] [blame] | 29 | config ARCH_ALL_STAGES_X86_32 |
| 30 | bool |
Arthur Heymans | 6e85740 | 2022-11-12 16:16:02 +0100 | [diff] [blame] | 31 | default !ARCH_ALL_STAGES_X86_64 |
Angel Pons | a32df26 | 2020-09-25 10:20:11 +0200 | [diff] [blame] | 32 | select ARCH_BOOTBLOCK_X86_32 |
Arthur Heymans | 6e85740 | 2022-11-12 16:16:02 +0100 | [diff] [blame] | 33 | select ARCH_VERSTAGE_X86_32 if !VBOOT_STARTS_BEFORE_BOOTBLOCK |
Angel Pons | a32df26 | 2020-09-25 10:20:11 +0200 | [diff] [blame] | 34 | select ARCH_ROMSTAGE_X86_32 |
| 35 | select ARCH_RAMSTAGE_X86_32 |
Arthur Heymans | 4403c56 | 2022-11-17 12:13:35 +0100 | [diff] [blame] | 36 | select ARCH_SUPPORTS_CLANG |
Angel Pons | a32df26 | 2020-09-25 10:20:11 +0200 | [diff] [blame] | 37 | |
Stefan Reinauer | 6867120 | 2015-03-15 04:34:03 +0100 | [diff] [blame] | 38 | # stage selectors for x64 |
| 39 | |
| 40 | config ARCH_BOOTBLOCK_X86_64 |
| 41 | bool |
Patrick Rudolph | e249b1a | 2020-08-27 21:07:57 +0200 | [diff] [blame] | 42 | select SSE2 |
Stefan Reinauer | 6867120 | 2015-03-15 04:34:03 +0100 | [diff] [blame] | 43 | |
| 44 | config ARCH_VERSTAGE_X86_64 |
| 45 | bool |
Patrick Rudolph | e249b1a | 2020-08-27 21:07:57 +0200 | [diff] [blame] | 46 | select SSE2 |
Stefan Reinauer | 6867120 | 2015-03-15 04:34:03 +0100 | [diff] [blame] | 47 | |
| 48 | config ARCH_ROMSTAGE_X86_64 |
| 49 | bool |
Patrick Rudolph | e249b1a | 2020-08-27 21:07:57 +0200 | [diff] [blame] | 50 | select SSE2 |
Stefan Reinauer | 6867120 | 2015-03-15 04:34:03 +0100 | [diff] [blame] | 51 | |
Patrick Georgi | 29eeece | 2018-10-31 14:24:47 +0100 | [diff] [blame] | 52 | config ARCH_POSTCAR_X86_64 |
| 53 | bool |
| 54 | default ARCH_ROMSTAGE_X86_64 && POSTCAR_STAGE |
Patrick Rudolph | e249b1a | 2020-08-27 21:07:57 +0200 | [diff] [blame] | 55 | select SSE2 |
Patrick Georgi | 29eeece | 2018-10-31 14:24:47 +0100 | [diff] [blame] | 56 | |
Stefan Reinauer | 6867120 | 2015-03-15 04:34:03 +0100 | [diff] [blame] | 57 | config ARCH_RAMSTAGE_X86_64 |
| 58 | bool |
Patrick Rudolph | e249b1a | 2020-08-27 21:07:57 +0200 | [diff] [blame] | 59 | select SSE2 |
Arthur Heymans | b86e96a | 2019-02-10 17:00:56 +0100 | [diff] [blame] | 60 | |
Angel Pons | 2db77907 | 2020-09-25 10:14:45 +0200 | [diff] [blame] | 61 | config ARCH_ALL_STAGES_X86_64 |
| 62 | bool |
| 63 | select ARCH_BOOTBLOCK_X86_64 |
Arthur Heymans | 6e85740 | 2022-11-12 16:16:02 +0100 | [diff] [blame] | 64 | select ARCH_VERSTAGE_X86_64 if !VBOOT_STARTS_BEFORE_BOOTBLOCK |
Angel Pons | 2db77907 | 2020-09-25 10:14:45 +0200 | [diff] [blame] | 65 | select ARCH_ROMSTAGE_X86_64 |
| 66 | select ARCH_RAMSTAGE_X86_64 |
Arthur Heymans | f45c767 | 2022-11-04 20:38:56 +0100 | [diff] [blame] | 67 | select ARCH_SUPPORTS_CLANG |
Angel Pons | 2db77907 | 2020-09-25 10:14:45 +0200 | [diff] [blame] | 68 | |
Angel Pons | 16fe5e1 | 2021-06-22 15:41:59 +0200 | [diff] [blame] | 69 | config HAVE_EXP_X86_64_SUPPORT |
| 70 | bool |
| 71 | help |
| 72 | Enable experimental support to build and run coreboot in 64-bit mode. |
| 73 | When selecting this option for a new platform, it is highly advisable |
| 74 | to provide a config file for Jenkins to build-test the 64-bit option. |
| 75 | |
| 76 | config USE_EXP_X86_64_SUPPORT |
| 77 | bool "[EXPERIMENTAL] Run coreboot in long (64-bit) mode" |
| 78 | depends on HAVE_EXP_X86_64_SUPPORT |
| 79 | select ARCH_ALL_STAGES_X86_64 |
| 80 | help |
| 81 | When set, most of coreboot runs in long (64-bit) mode instead of the |
| 82 | usual protected flat (32-bit) mode. 64-bit CPUs and OSes can be used |
| 83 | irrespective of whether coreboot runs in 32-bit or 64-bit mode. This |
| 84 | is an experimental option: do not enable unless one wants to test it |
| 85 | and has the means to recover a system when coreboot fails to boot. |
| 86 | |
Patrick Rudolph | b1ef725 | 2019-09-28 17:44:01 +0200 | [diff] [blame] | 87 | config ARCH_X86_64_PGTBL_LOC |
| 88 | hex "x86_64 page table location in CBFS" |
| 89 | depends on ARCH_BOOTBLOCK_X86_64 |
Patrick Rudolph | 19a60a4 | 2019-11-30 09:40:52 +0100 | [diff] [blame] | 90 | default 0xfffe9000 |
Patrick Rudolph | b1ef725 | 2019-09-28 17:44:01 +0200 | [diff] [blame] | 91 | help |
| 92 | The position where to place pagetables. Needs to be known at |
| 93 | compile time. Must not overlap other files in CBFS. |
| 94 | |
Felix Held | 3748fca | 2023-09-12 14:48:38 +0200 | [diff] [blame] | 95 | config RESERVED_PHYSICAL_ADDRESS_BITS_SUPPORT |
| 96 | bool |
| 97 | help |
| 98 | On some systems, the upper physical address bits are reserved and |
| 99 | used as a tag which is typically related to a memory encryption |
| 100 | feature. When selecting this option, the SoC code needs to implement |
| 101 | get_reserved_phys_addr_bits so that the common code knows how many of |
| 102 | the most significant physical address bits are reserved and can't be |
| 103 | used as address bits. |
| 104 | |
Uwe Hermann | 168b11b | 2009-10-07 16:15:40 +0000 | [diff] [blame] | 105 | # This is an SMP option. It relates to starting up APs. |
| 106 | # It is usually set in mainboard/*/Kconfig. |
| 107 | # TODO: Improve description. |
Sven Schnelle | 51676b1 | 2012-07-29 19:18:03 +0200 | [diff] [blame] | 108 | config AP_IN_SIPI_WAIT |
| 109 | bool |
| 110 | default n |
Stefan Reinauer | 2a6f390 | 2012-10-15 13:38:09 -0700 | [diff] [blame] | 111 | depends on ARCH_X86 && SMP |
Ronald G. Minnich | 6ed39d9 | 2009-08-29 02:59:35 +0000 | [diff] [blame] | 112 | |
Martin Roth | 8418fd4 | 2019-04-22 16:26:23 -0600 | [diff] [blame] | 113 | config RESET_VECTOR_IN_RAM |
| 114 | bool |
| 115 | depends on ARCH_X86 |
Felix Held | ca928c6 | 2020-04-04 01:47:37 +0200 | [diff] [blame] | 116 | select NO_XIP_EARLY_STAGES |
Martin Roth | 8418fd4 | 2019-04-22 16:26:23 -0600 | [diff] [blame] | 117 | help |
Felix Held | ca928c6 | 2020-04-04 01:47:37 +0200 | [diff] [blame] | 118 | Select this option if the x86 processor's reset vector is in |
| 119 | preinitialized DRAM instead of the traditional 0xfffffff0 location. |
Martin Roth | 8418fd4 | 2019-04-22 16:26:23 -0600 | [diff] [blame] | 120 | |
Kyösti Mälkki | f8c7c23 | 2012-04-06 04:03:50 +0300 | [diff] [blame] | 121 | # Aligns 16bit entry code in bootblock so that hyper-threading CPUs |
| 122 | # can boot AP CPUs to enable their shared caches. |
| 123 | config SIPI_VECTOR_IN_ROM |
| 124 | bool |
| 125 | default n |
| 126 | depends on ARCH_X86 |
| 127 | |
Alexandru Gagniuc | 6a62231 | 2015-10-27 10:27:30 -0700 | [diff] [blame] | 128 | # Traditionally BIOS region on SPI flash boot media was memory mapped right below |
| 129 | # 4G and it was the last region in the IFD. This way translation between CPU |
| 130 | # address space to flash address was trivial. However some IFDs on newer SoCs |
Raul E Rangel | e92a982 | 2021-06-24 16:54:27 -0600 | [diff] [blame] | 131 | # have BIOS region sandwiched between descriptor and other regions. Turning on |
| 132 | # X86_CUSTOM_BOOTMEDIA disables X86_TOP4G_BOOTMEDIA_MAP which allows the |
| 133 | # soc code to provide custom mmap_boot.c. |
| 134 | config X86_CUSTOM_BOOTMEDIA |
| 135 | bool |
| 136 | |
Alexandru Gagniuc | 6a62231 | 2015-10-27 10:27:30 -0700 | [diff] [blame] | 137 | config X86_TOP4G_BOOTMEDIA_MAP |
| 138 | bool |
Raul E Rangel | e92a982 | 2021-06-24 16:54:27 -0600 | [diff] [blame] | 139 | depends on !X86_CUSTOM_BOOTMEDIA |
Alexandru Gagniuc | 6a62231 | 2015-10-27 10:27:30 -0700 | [diff] [blame] | 140 | default y |
| 141 | |
Naresh G Solanki | 04bb480 | 2016-12-13 21:16:46 +0530 | [diff] [blame] | 142 | config PRERAM_CBMEM_CONSOLE_SIZE |
| 143 | hex |
| 144 | default 0xc00 |
| 145 | help |
| 146 | Increase this value if preram cbmem console is getting truncated |
| 147 | |
Julius Werner | baf27db | 2019-10-02 17:28:56 -0700 | [diff] [blame] | 148 | config CBFS_MCACHE_SIZE |
| 149 | hex |
| 150 | depends on !NO_CBFS_MCACHE |
Julius Werner | 40acfe7 | 2021-05-12 15:59:58 -0700 | [diff] [blame] | 151 | default 0x4000 |
Julius Werner | baf27db | 2019-10-02 17:28:56 -0700 | [diff] [blame] | 152 | help |
Julius Werner | 40acfe7 | 2021-05-12 15:59:58 -0700 | [diff] [blame] | 153 | Increase this value if you see CBFS mcache overflow warnings. Do NOT |
| 154 | change this value for vboot RW updates! |
Julius Werner | baf27db | 2019-10-02 17:28:56 -0700 | [diff] [blame] | 155 | |
Jeremy Compostella | 052fb7c | 2023-08-18 14:25:22 -0700 | [diff] [blame] | 156 | config PRERAM_CBFS_CACHE_SIZE |
| 157 | hex |
| 158 | default 0x4000 |
| 159 | help |
| 160 | Define the size of the Pre-RAM stages CBFS cache. A size of |
| 161 | zero disables the CBFS cache feature in pre-memory stages. |
| 162 | |
Jeremy Compostella | 226f51c | 2023-10-12 09:40:12 -0700 | [diff] [blame] | 163 | config POSTRAM_CBFS_CACHE_IN_BSS |
| 164 | bool |
| 165 | default y if !SOC_AMD_COMMON_BLOCK_NONCAR |
| 166 | help |
| 167 | Allocate the post-memory CBFS cache scratchpad in the .bss |
| 168 | section. CBFS cache will rely on a simple static C buffer |
| 169 | while traditionally CBFS cache memory region is reserved in |
| 170 | the device memory layout. |
| 171 | |
| 172 | config RAMSTAGE_CBFS_CACHE_SIZE |
| 173 | hex |
| 174 | default 0x4000 |
| 175 | depends on POSTRAM_CBFS_CACHE_IN_BSS |
| 176 | help |
| 177 | Define the size of the ramstage CBFS cache. A size of zero |
| 178 | disables the CBFS cache feature in ramstage. |
| 179 | |
Stefan Reinauer | 8aedcbc | 2010-12-16 23:37:17 +0000 | [diff] [blame] | 180 | config PC80_SYSTEM |
| 181 | bool |
Furquan Shaikh | 99ac98f | 2014-04-23 10:18:48 -0700 | [diff] [blame] | 182 | default y if ARCH_X86 |
Stefan Reinauer | 8aedcbc | 2010-12-16 23:37:17 +0000 | [diff] [blame] | 183 | |
Lee Leahy | fdc8c8b | 2016-06-07 08:45:17 -0700 | [diff] [blame] | 184 | config BOOTBLOCK_DEBUG_SPINLOOP |
| 185 | bool |
| 186 | default n |
| 187 | help |
| 188 | Add a spin (JMP .) in bootblock_crt0.S during early bootblock to wait |
| 189 | for a JTAG debugger to break into the execution sequence. |
| 190 | |
Patrick Georgi | a865b17 | 2011-01-14 07:40:24 +0000 | [diff] [blame] | 191 | config HAVE_CMOS_DEFAULT |
| 192 | def_bool n |
Martin Roth | f76303e | 2016-11-16 15:45:22 -0700 | [diff] [blame] | 193 | depends on HAVE_OPTION_TABLE |
Patrick Georgi | a865b17 | 2011-01-14 07:40:24 +0000 | [diff] [blame] | 194 | |
| 195 | config CMOS_DEFAULT_FILE |
| 196 | string |
Patrick Georgi | b8fba86 | 2020-06-17 21:06:53 +0200 | [diff] [blame] | 197 | default "src/mainboard/\$(MAINBOARDDIR)/cmos.default" |
Patrick Georgi | a865b17 | 2011-01-14 07:40:24 +0000 | [diff] [blame] | 198 | depends on HAVE_CMOS_DEFAULT |
| 199 | |
Felix Held | 4e03727 | 2022-02-23 16:35:58 +0100 | [diff] [blame] | 200 | config HPET_MIN_TICKS |
| 201 | hex |
| 202 | |
Aaron Durbin | 65ac3d8 | 2016-02-11 14:36:19 -0600 | [diff] [blame] | 203 | config C_ENV_BOOTBLOCK_SIZE |
| 204 | hex |
Kyösti Mälkki | e76ce87 | 2020-05-25 08:52:07 +0300 | [diff] [blame] | 205 | default 0x40000 if !FIXED_BOOTBLOCK_SIZE |
| 206 | help |
| 207 | This is only the default maximum of bootblock size for linking |
| 208 | purposes. Platforms may provide different limit and need to |
| 209 | specify this when FIXED_BOOTBLOCK_SIZE is selected. |
Andrey Petrov | ccd300b | 2016-02-28 22:04:51 -0800 | [diff] [blame] | 210 | |
Kyösti Mälkki | 49dbbe9 | 2019-12-21 10:17:56 +0200 | [diff] [blame] | 211 | config FIXED_BOOTBLOCK_SIZE |
| 212 | bool |
| 213 | |
Andrey Petrov | ccd300b | 2016-02-28 22:04:51 -0800 | [diff] [blame] | 214 | # Default address romstage is to be linked at |
| 215 | config ROMSTAGE_ADDR |
| 216 | hex |
| 217 | default 0x2000000 |
| 218 | |
| 219 | # Default address verstage is to be linked at |
| 220 | config VERSTAGE_ADDR |
| 221 | hex |
| 222 | default 0x2000000 |
Aaron Durbin | 7f8afe0 | 2016-03-18 12:21:23 -0500 | [diff] [blame] | 223 | |
| 224 | # Use the post CAR infrastructure for tearing down cache-as-ram |
Elyes HAOUAS | 777ea89 | 2016-07-29 07:40:41 +0200 | [diff] [blame] | 225 | # from a program loaded in RAM and subsequently loading ramstage. |
Aaron Durbin | 7f8afe0 | 2016-03-18 12:21:23 -0500 | [diff] [blame] | 226 | config POSTCAR_STAGE |
Kyösti Mälkki | 0f5e01a | 2019-08-09 07:11:07 +0300 | [diff] [blame] | 227 | def_bool y |
| 228 | depends on ARCH_X86 |
Felix Held | ca928c6 | 2020-04-04 01:47:37 +0200 | [diff] [blame] | 229 | depends on !RESET_VECTOR_IN_RAM |
Lee Leahy | d131ea3 | 2016-06-08 13:40:08 -0700 | [diff] [blame] | 230 | |
| 231 | config VERSTAGE_DEBUG_SPINLOOP |
| 232 | bool |
| 233 | default n |
| 234 | help |
| 235 | Add a spin (JMP .) in assembly_entry.S during early verstage to wait |
| 236 | for a JTAG debugger to break into the execution sequence. |
| 237 | |
| 238 | config ROMSTAGE_DEBUG_SPINLOOP |
| 239 | bool |
| 240 | default n |
| 241 | help |
| 242 | Add a spin (JMP .) in assembly_entry.S during early romstage to wait |
| 243 | for a JTAG debugger to break into the execution sequence. |
Martin Roth | 408fda7 | 2016-12-15 16:04:55 -0700 | [diff] [blame] | 244 | |
| 245 | choice |
| 246 | prompt "Bootblock behaviour" |
| 247 | default BOOTBLOCK_SIMPLE |
Kyösti Mälkki | b8d575c | 2019-12-16 16:00:49 +0200 | [diff] [blame] | 248 | depends on !VBOOT |
Martin Roth | 408fda7 | 2016-12-15 16:04:55 -0700 | [diff] [blame] | 249 | |
| 250 | config BOOTBLOCK_SIMPLE |
| 251 | bool "Always load fallback" |
| 252 | |
| 253 | config BOOTBLOCK_NORMAL |
Arthur Heymans | 6f75154 | 2019-06-08 11:28:52 +0200 | [diff] [blame] | 254 | select CONFIGURABLE_CBFS_PREFIX |
Martin Roth | 408fda7 | 2016-12-15 16:04:55 -0700 | [diff] [blame] | 255 | bool "Switch to normal if CMOS says so" |
| 256 | |
| 257 | endchoice |
| 258 | |
Martin Roth | 408fda7 | 2016-12-15 16:04:55 -0700 | [diff] [blame] | 259 | config SKIP_MAX_REBOOT_CNT_CLEAR |
| 260 | bool "Do not clear reboot count after successful boot" |
| 261 | depends on BOOTBLOCK_NORMAL |
| 262 | help |
| 263 | Do not clear the reboot count immediately after successful boot. |
| 264 | Set to allow the payload to control normal/fallback image recovery. |
| 265 | Note that it is the responsibility of the payload to reset the |
Paul Menzel | b949902 | 2019-01-08 16:21:31 +0100 | [diff] [blame] | 266 | normal boot bit to 1 after each successful boot. |
Marc Jones | 7a2d4ea | 2017-08-25 18:54:23 -0600 | [diff] [blame] | 267 | |
Furquan Shaikh | bf4b7b0 | 2020-04-30 18:08:16 -0700 | [diff] [blame] | 268 | config ACPI_BERT |
Nico Huber | 9df72e0 | 2018-11-24 18:25:50 +0100 | [diff] [blame] | 269 | bool |
Marc Jones | 7a2d4ea | 2017-08-25 18:54:23 -0600 | [diff] [blame] | 270 | depends on HAVE_ACPI_TABLES |
| 271 | help |
Furquan Shaikh | bf4b7b0 | 2020-04-30 18:08:16 -0700 | [diff] [blame] | 272 | Build an ACPI Boot Error Record Table. |
Aaron Durbin | f49ddb6 | 2018-01-24 17:35:58 -0700 | [diff] [blame] | 273 | |
| 274 | config COLLECT_TIMESTAMPS_NO_TSC |
| 275 | bool |
| 276 | default n |
| 277 | depends on COLLECT_TIMESTAMPS |
| 278 | help |
| 279 | Use a non-TSC platform-dependent source for timestamps. |
| 280 | |
| 281 | config COLLECT_TIMESTAMPS_TSC |
| 282 | bool |
| 283 | default y if !COLLECT_TIMESTAMPS_NO_TSC |
| 284 | default n |
| 285 | depends on COLLECT_TIMESTAMPS |
| 286 | help |
| 287 | Use the TSC as the timestamp source. |
Aaron Durbin | 0f35af8f | 2018-04-18 01:00:27 -0600 | [diff] [blame] | 288 | |
| 289 | config PAGING_IN_CACHE_AS_RAM |
| 290 | bool |
| 291 | default n |
| 292 | depends on ARCH_X86 |
| 293 | help |
| 294 | Chipsets scan select this option to preallocate area in cache-as-ram |
| 295 | for storing paging data structures. PAE paging is currently the |
| 296 | only thing being supported. |
| 297 | |
| 298 | config NUM_CAR_PAGE_TABLE_PAGES |
| 299 | int |
| 300 | default 5 |
| 301 | depends on PAGING_IN_CACHE_AS_RAM |
| 302 | help |
| 303 | The number of 4KiB pages that should be pre-allocated for page tables. |
Aaron Durbin | 4b032e4 | 2018-04-20 01:39:30 -0600 | [diff] [blame] | 304 | |
| 305 | # Provide the interrupt handlers to every stage. Not all |
| 306 | # stages may take advantage. |
| 307 | config IDT_IN_EVERY_STAGE |
| 308 | bool |
| 309 | default n |
| 310 | depends on ARCH_X86 |
Nico Huber | 33fcaf9 | 2018-10-10 22:44:20 +0200 | [diff] [blame] | 311 | |
| 312 | config HAVE_CF9_RESET |
| 313 | bool |
| 314 | |
| 315 | config HAVE_CF9_RESET_PREPARE |
| 316 | bool |
| 317 | depends on HAVE_CF9_RESET |
Kyösti Mälkki | b72b5d9 | 2019-07-04 21:08:17 +0300 | [diff] [blame] | 318 | |
Felix Held | 6759ad3 | 2023-12-14 20:49:59 +0100 | [diff] [blame] | 319 | config HAVE_CONFIGURABLE_APMC_SMI_PORT |
| 320 | bool |
| 321 | help |
| 322 | SoCs that have a configurable APMC SMI command port, should select |
| 323 | this option and implement pm_acpi_smi_cmd_port() that returns the IO |
| 324 | port. |
| 325 | |
Kyösti Mälkki | b72b5d9 | 2019-07-04 21:08:17 +0300 | [diff] [blame] | 326 | config PIRQ_ROUTE |
| 327 | bool |
| 328 | default n |
| 329 | |
| 330 | config MAX_PIRQ_LINKS |
| 331 | int |
| 332 | default 4 |
| 333 | depends on PIRQ_ROUTE |
| 334 | help |
| 335 | This variable specifies the number of PIRQ interrupt links which are |
| 336 | routable. On most chipsets, this is 4, INTA through INTD. Some |
| 337 | chipsets offer more than four links, commonly up to INTH. They may |
| 338 | also have a separate link for ATA or IOAPIC interrupts. When the PIRQ |
| 339 | table specifies links greater than 4, pirq_route_irqs will not |
| 340 | function properly, unless this variable is correctly set. |
Arthur Heymans | b86e96a | 2019-02-10 17:00:56 +0100 | [diff] [blame] | 341 | |
Furquan Shaikh | 46514c2 | 2020-06-11 11:59:07 -0700 | [diff] [blame] | 342 | config MEMLAYOUT_LD_FILE |
| 343 | string |
| 344 | default "src/arch/x86/memlayout.ld" |
| 345 | |
Robert Zieba | 3f01cd1 | 2022-04-14 10:36:15 -0600 | [diff] [blame] | 346 | config DEBUG_HW_BREAKPOINTS |
| 347 | bool |
| 348 | default y |
| 349 | help |
| 350 | Enable support for hardware data and instruction breakpoints through |
| 351 | the x86 debug registers |
| 352 | |
| 353 | config DEBUG_HW_BREAKPOINTS_IN_ALL_STAGES |
| 354 | bool |
| 355 | default y |
| 356 | depends on DEBUG_HW_BREAKPOINTS && IDT_IN_EVERY_STAGE |
| 357 | |
| 358 | config DEBUG_NULL_DEREF_BREAKPOINTS |
| 359 | bool |
| 360 | default y |
| 361 | depends on DEBUG_HW_BREAKPOINTS |
| 362 | help |
| 363 | Enable support for catching null dereferences and instruction execution |
| 364 | |
| 365 | config DEBUG_NULL_DEREF_BREAKPOINTS_IN_ALL_STAGES |
| 366 | bool |
| 367 | default y |
| 368 | depends on DEBUG_NULL_DEREF_BREAKPOINTS && DEBUG_HW_BREAKPOINTS_IN_ALL_STAGES |
| 369 | |
| 370 | config DEBUG_NULL_DEREF_HALT |
| 371 | bool |
| 372 | default n |
| 373 | depends on DEBUG_NULL_DEREF_BREAKPOINTS |
| 374 | help |
| 375 | When enabled null dereferences and instruction fetches will halt execution. |
| 376 | Otherwise an error will be printed. |
| 377 | |
Bill XIE | f0215b4 | 2021-03-20 21:06:11 +0800 | [diff] [blame] | 378 | # Some EC need an "EC firmware pointer" (a data structure hinting the address |
| 379 | # of its firmware blobs) being put at a fixed position. Its space |
| 380 | # (__section__(".ecfw_ptr")) should be reserved if it lies in the range of a |
| 381 | # stage. Different EC may have different format and/or value for it. The actual |
| 382 | # address of EC firmware pointer should be provided in the Kconfig of the EC |
| 383 | # requiring it, and its value could be filled by linking a read-only global |
| 384 | # data object to the section above. |
| 385 | |
| 386 | config ECFW_PTR_ADDR |
| 387 | hex |
| 388 | help |
| 389 | Address of reserved space for EC firmware pointer, which should not |
| 390 | overlap other data such as reset vector or FIT pointer if present. |
| 391 | |
| 392 | config ECFW_PTR_SIZE |
| 393 | int |
| 394 | help |
| 395 | Size of reserved space for EC firmware pointer |
| 396 | |
Eric Lai | c1ef4f3 | 2023-06-12 14:27:54 +0800 | [diff] [blame] | 397 | config DUMP_SMBIOS_TYPE17 |
Eric Lai | 8bbe850 | 2023-06-26 07:56:39 +0800 | [diff] [blame] | 398 | bool "Dump part of SMBIOS type17 dimm information" |
Eric Lai | c1ef4f3 | 2023-06-12 14:27:54 +0800 | [diff] [blame] | 399 | depends on GENERATE_SMBIOS_TABLES |
| 400 | |
Jeremy Compostella | ba757a7 | 2023-12-20 09:07:04 -0800 | [diff] [blame] | 401 | config SOC_PHYSICAL_ADDRESS_WIDTH |
| 402 | int |
| 403 | default 0 |
| 404 | help |
| 405 | On some System-on-Chip the physical address size available |
| 406 | at the SoC level may be different than at the CPU |
| 407 | level. This configuration can be use to set the physical |
| 408 | address width (in bits) of the SoC. |
| 409 | |
| 410 | If not set, both CPU and SoC physical address width are |
| 411 | assume to be the same. |
| 412 | |
Arthur Heymans | b86e96a | 2019-02-10 17:00:56 +0100 | [diff] [blame] | 413 | endif |