blob: e443e04772540df5ec738210fa08d664b3a2cb02 [file] [log] [blame]
Alexandru Gagniucfccfee32014-03-26 18:51:08 -05001/*
2 * This file is part of the coreboot project.
3 *
4 * Copyright (C) 2012 Advanced Micro Devices, Inc.
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; version 2 of the License.
9 *
10 * This program is distributed in the hope that it will be useful,
11 * but WITHOUT ANY WARRANTY; without even the implied warranty of
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 * GNU General Public License for more details.
14 *
15 * You should have received a copy of the GNU General Public License
16 * along with this program; if not, write to the Free Software
17 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
18 */
19
Kyösti Mälkki526c2fb2014-07-10 22:16:58 +030020#include "AGESA.h"
Alexandru Gagniucfccfee32014-03-26 18:51:08 -050021#include "BiosCallOuts.h"
Alexandru Gagniucfccfee32014-03-26 18:51:08 -050022#include "OptionsIds.h"
Alexandru Gagniuc1d87dac2014-03-28 14:48:13 -050023
24#include <cbfs.h>
25#include <southbridge/amd/agesa/hudson/imc.h>
26#include <vendorcode/amd/agesa/f15tn/Proc/Fch/FchPlatform.h>
Kyösti Mälkki6025efa2014-05-05 13:20:56 +030027#include <stdlib.h>
Alexandru Gagniucfccfee32014-03-26 18:51:08 -050028
Kyösti Mälkki6025efa2014-05-05 13:20:56 +030029const BIOS_CALLOUT_STRUCT BiosCallouts[] =
Alexandru Gagniucfccfee32014-03-26 18:51:08 -050030{
Kyösti Mälkkief9343c2014-05-04 11:42:55 +030031 {AGESA_ALLOCATE_BUFFER, agesa_AllocateBuffer },
32 {AGESA_DEALLOCATE_BUFFER, agesa_DeallocateBuffer },
33 {AGESA_LOCATE_BUFFER, agesa_LocateBuffer },
Alexandru Gagniucfccfee32014-03-26 18:51:08 -050034 {AGESA_READ_SPD, fam15tn_ReadSpd },
Kyösti Mälkki83cc3b02014-05-04 23:13:08 +030035 {AGESA_DO_RESET, agesa_Reset },
36 {AGESA_READ_SPD_RECOVERY, agesa_NoopUnsupported },
37 {AGESA_RUNFUNC_ONAP, agesa_RunFuncOnAp },
38 {AGESA_GET_IDS_INIT_DATA, agesa_EmptyIdsInitData },
39 {AGESA_HOOKBEFORE_DQS_TRAINING, agesa_NoopSuccess },
40 {AGESA_HOOKBEFORE_EXIT_SELF_REF, agesa_NoopSuccess },
Alexandru Gagniucfccfee32014-03-26 18:51:08 -050041 {AGESA_FCH_OEM_CALLOUT, Fch_Oem_config },
Kyösti Mälkkicb989f22014-05-04 23:13:08 +030042 {AGESA_GNB_GFX_GET_VBIOS_IMAGE, agesa_GfxGetVbiosImage }
Alexandru Gagniucfccfee32014-03-26 18:51:08 -050043};
Kyösti Mälkki6025efa2014-05-05 13:20:56 +030044const int BiosCalloutsLen = ARRAY_SIZE(BiosCallouts);
Alexandru Gagniucfccfee32014-03-26 18:51:08 -050045
46/**
47 * AMD Parmer Platform ALC272 Verb Table
48 */
49static const CODEC_ENTRY Parmer_Alc272_VerbTbl[] = {
50 {0x11, 0x411111F0},
51 {0x12, 0x411111F0},
52 {0x13, 0x411111F0},
53 {0x14, 0x411111F0},
54 {0x15, 0x411111F0},
55 {0x16, 0x411111F0},
56 {0x17, 0x411111F0},
57 {0x18, 0x01a19840},
58 {0x19, 0x411111F0},
59 {0x1a, 0x01813030},
60 {0x1b, 0x411111F0},
61 {0x1d, 0x40130605},
62 {0x1e, 0x01441120},
63 {0x21, 0x01211010},
64 {0xff, 0xffffffff}
65};
66
67static const CODEC_TBL_LIST CodecTableList[] =
68{
69 {0x10ec0272, (CODEC_ENTRY*)&Parmer_Alc272_VerbTbl[0]},
70 {(UINT32)0x0FFFFFFFF, (CODEC_ENTRY*)0x0FFFFFFFFUL}
71};
72
73#define FAN_INPUT_INTERNAL_DIODE 0
74#define FAN_INPUT_TEMP0 1
75#define FAN_INPUT_TEMP1 2
76#define FAN_INPUT_TEMP2 3
77#define FAN_INPUT_TEMP3 4
78#define FAN_INPUT_TEMP0_FILTER 5
79#define FAN_INPUT_ZERO 6
80#define FAN_INPUT_DISABLED 7
81
82#define FAN_AUTOMODE (1 << 0)
83#define FAN_LINEARMODE (1 << 1)
84#define FAN_STEPMODE ~(1 << 1)
85#define FAN_POLARITY_HIGH (1 << 2)
86#define FAN_POLARITY_LOW ~(1 << 2)
87
88/* Normally, 4-wire fan runs at 25KHz and 3-wire fan runs at 100Hz */
89#define FREQ_28KHZ 0x0
90#define FREQ_25KHZ 0x1
91#define FREQ_23KHZ 0x2
92#define FREQ_21KHZ 0x3
93#define FREQ_29KHZ 0x4
94#define FREQ_18KHZ 0x5
95#define FREQ_100HZ 0xF7
96#define FREQ_87HZ 0xF8
97#define FREQ_58HZ 0xF9
98#define FREQ_44HZ 0xFA
99#define FREQ_35HZ 0xFB
100#define FREQ_29HZ 0xFC
101#define FREQ_22HZ 0xFD
102#define FREQ_14HZ 0xFE
103#define FREQ_11HZ 0xFF
104
105/* Parmer Hardware Monitor Fan Control
106 * Hardware limitation:
107 * HWM failed to read the input temperture vi I2C,
108 * if other software switch the I2C switch by mistake or intention.
109 * We recommend to using IMC to control Fans, instead of HWM.
110 */
111static void oem_fan_control(FCH_DATA_BLOCK *FchParams)
112{
113 /* Enable IMC fan control. the recommand way */
114#if IS_ENABLED(CONFIG_HUDSON_IMC_FWM)
115
116 imc_reg_init();
117
118 /* HwMonitorEnable = TRUE && HwmFchtsiAutoOpll ==FALSE to call FchECfancontrolservice */
119 FchParams->Hwm.HwMonitorEnable = TRUE;
120 FchParams->Hwm.HwmFchtsiAutoPoll = FALSE;/* 0 disable, 1 enable TSI Auto Polling */
121
122 FchParams->Imc.ImcEnable = TRUE;
123 FchParams->Hwm.HwmControl = 1; /* 1 IMC, 0 HWM */
124 FchParams->Imc.ImcEnableOverWrite = 1; /* 2 disable IMC , 1 enable IMC, 0 following hw strap setting */
125
126 LibAmdMemFill(&(FchParams->Imc.EcStruct), 0, sizeof(FCH_EC), FchParams->StdHeader);
127
128 /* Thermal Zone Parameter */
129 FchParams->Imc.EcStruct.MsgFun81Zone0MsgReg0 = 0x00;
130 FchParams->Imc.EcStruct.MsgFun81Zone0MsgReg1 = 0x00; /* Zone */
131 FchParams->Imc.EcStruct.MsgFun81Zone0MsgReg2 = 0x3d; //BIT0 | BIT2 | BIT5;
132 FchParams->Imc.EcStruct.MsgFun81Zone0MsgReg3 = 0x0e;//6 | BIT3;
133 FchParams->Imc.EcStruct.MsgFun81Zone0MsgReg4 = 0x00;
134 FchParams->Imc.EcStruct.MsgFun81Zone0MsgReg5 = 0x54;
135 FchParams->Imc.EcStruct.MsgFun81Zone0MsgReg6 = 0x98; /* SMBUS Address for SMBUS based temperature sensor such as SB-TSI and ADM1032 */
136 FchParams->Imc.EcStruct.MsgFun81Zone0MsgReg7 = 0x02;
137 FchParams->Imc.EcStruct.MsgFun81Zone0MsgReg8 = 0x01; /* PWM steping rate in unit of PWM level percentage */
138 FchParams->Imc.EcStruct.MsgFun81Zone0MsgReg9 = 0x00;
139
140 /* IMC Fan Policy temperature thresholds */
141 FchParams->Imc.EcStruct.MsgFun83Zone0MsgReg0 = 0x00;
142 FchParams->Imc.EcStruct.MsgFun83Zone0MsgReg1 = 0x00; /* Zone */
143 FchParams->Imc.EcStruct.MsgFun83Zone0MsgReg2 = 0x46;///80; /*AC0 threshold in Celsius */
144 FchParams->Imc.EcStruct.MsgFun83Zone0MsgReg3 = 0x3c; /*AC1 threshold in Celsius */
145 FchParams->Imc.EcStruct.MsgFun83Zone0MsgReg4 = 0x32; /*AC2 threshold in Celsius */
146 FchParams->Imc.EcStruct.MsgFun83Zone0MsgReg5 = 0xff; /*AC3 threshold in Celsius, 0xFF is not define */
147 FchParams->Imc.EcStruct.MsgFun83Zone0MsgReg6 = 0xff; /*AC4 threshold in Celsius, 0xFF is not define */
148 FchParams->Imc.EcStruct.MsgFun83Zone0MsgReg7 = 0xff; /*AC5 threshold in Celsius, 0xFF is not define */
149 FchParams->Imc.EcStruct.MsgFun83Zone0MsgReg8 = 0xff; /*AC6 threshold in Celsius, 0xFF is not define */
150 FchParams->Imc.EcStruct.MsgFun83Zone0MsgReg9 = 0xff; /*AC7 lowest threshold in Celsius, 0xFF is not define */
151 FchParams->Imc.EcStruct.MsgFun83Zone0MsgRegA = 0x4b; /*critical threshold* in Celsius, 0xFF is not define */
152 FchParams->Imc.EcStruct.MsgFun83Zone0MsgRegB = 0x00;
153
154 /* IMC Fan Policy PWM Settings */
155 FchParams->Imc.EcStruct.MsgFun85Zone0MsgReg0 = 0x00;
156 FchParams->Imc.EcStruct.MsgFun85Zone0MsgReg1 = 0x00; /* Zone */
157 FchParams->Imc.EcStruct.MsgFun85Zone0MsgReg2 = 0x5a; /* AL0 percentage */
158 FchParams->Imc.EcStruct.MsgFun85Zone0MsgReg3 = 0x46; /* AL1 percentage */
159 FchParams->Imc.EcStruct.MsgFun85Zone0MsgReg4 = 0x28; /* AL2 percentage */
160 FchParams->Imc.EcStruct.MsgFun85Zone0MsgReg5 = 0xff; /* AL3 percentage */
161 FchParams->Imc.EcStruct.MsgFun85Zone0MsgReg6 = 0xff; /* AL4 percentage */
162 FchParams->Imc.EcStruct.MsgFun85Zone0MsgReg7 = 0xff; /* AL5 percentage */
163 FchParams->Imc.EcStruct.MsgFun85Zone0MsgReg8 = 0xff; /* AL6 percentage */
164 FchParams->Imc.EcStruct.MsgFun85Zone0MsgReg9 = 0xff; /* AL7 percentage */
165
166 FchParams->Imc.EcStruct.IMCFUNSupportBitMap = 0x111;//BIT0 | BIT4 |BIT8;
167
168 /* NOTE:
169 * FchInitLateHwm will overwrite the EcStruct with EcDefaultMassege,
170 * AGESA put EcDefaultMassege as global data in ROM, so we can't overwride it.
171 * so we remove it from AGESA code. Please Seee FchInitLateHwm.
172 */
173
174#else /* HWM fan control, the way not recommand */
175 FchParams->Imc.ImcEnable = FALSE;
176 FchParams->Hwm.HwMonitorEnable = TRUE;
177 FchParams->Hwm.HwmFchtsiAutoPoll = TRUE;/* 1 enable, 0 disable TSI Auto Polling */
178
179#endif /* CONFIG_HUDSON_IMC_FWM */
180}
181
182/**
183 * Fch Oem setting callback
184 *
185 * Configure platform specific Hudson device,
186 * such Azalia, SATA, IMC etc.
187 */
188AGESA_STATUS Fch_Oem_config(UINT32 Func, UINT32 FchData, VOID *ConfigPtr)
189{
Kyösti Mälkkidfad0702014-07-10 06:32:36 +0300190 AMD_CONFIG_PARAMS *StdHeader = ConfigPtr;
Alexandru Gagniucfccfee32014-03-26 18:51:08 -0500191
Kyösti Mälkkidfad0702014-07-10 06:32:36 +0300192 if (StdHeader->Func == AMD_INIT_RESET) {
Kyösti Mälkkib1666282014-07-06 22:40:15 +0300193 FCH_RESET_DATA_BLOCK *FchParams_reset = (FCH_RESET_DATA_BLOCK *)FchData;
Alexandru Gagniucfccfee32014-03-26 18:51:08 -0500194 printk(BIOS_DEBUG, "Fch OEM config in INIT RESET ");
195 //FchParams_reset->EcChannel0 = TRUE; /* logical devicd 3 */
Kyösti Mälkki37ab7292014-07-10 06:43:44 +0300196 FchParams_reset->LegacyFree = IS_ENABLED(CONFIG_HUDSON_LEGACY_FREE);
Kyösti Mälkkib1666282014-07-06 22:40:15 +0300197 FchParams_reset->FchReset.Xhci0Enable = IS_ENABLED(CONFIG_HUDSON_XHCI_ENABLE);
198 FchParams_reset->FchReset.Xhci1Enable = FALSE;
Kyösti Mälkkidfad0702014-07-10 06:32:36 +0300199 } else if (StdHeader->Func == AMD_INIT_ENV) {
Alexandru Gagniucfccfee32014-03-26 18:51:08 -0500200 FCH_DATA_BLOCK *FchParams_env = (FCH_DATA_BLOCK *)FchData;
201 printk(BIOS_DEBUG, "Fch OEM config in INIT ENV ");
202
203 /* Azalia Controller OEM Codec Table Pointer */
204 FchParams_env->Azalia.AzaliaOemCodecTablePtr = (CODEC_TBL_LIST *)(&CodecTableList[0]);
205 /* Azalia Controller Front Panel OEM Table Pointer */
206
207 /* Fan Control */
208 oem_fan_control(FchParams_env);
209
210 /* XHCI configuration */
Kyösti Mälkkib1666282014-07-06 22:40:15 +0300211 FchParams_env->Usb.Xhci0Enable = IS_ENABLED(CONFIG_HUDSON_XHCI_ENABLE);
Alexandru Gagniucfccfee32014-03-26 18:51:08 -0500212 FchParams_env->Usb.Xhci1Enable = FALSE;
213
214 /* sata configuration */
215 }
216 printk(BIOS_DEBUG, "Done\n");
217
218 return AGESA_SUCCESS;
219}