blob: 783cec65ba201a9a20f66e079fe7f497d9543bf3 [file] [log] [blame]
Patrick Georgic49d7a32020-05-08 22:50:46 +02001## SPDX-License-Identifier: GPL-2.0-only
Dennis Wassenbergbd105162015-09-10 12:20:58 +02002
3chip northbridge/intel/sandybridge
4 # IGD Displays
5 register "gfx.ndid" = "4"
6 register "gfx.did" = "{ 0x80000400, 0x80000300, 0x80000301, 0x80000100, }"
7
8 # Enable Panel as eDP and configure power delays
Angel Ponsdc0c0812020-09-02 19:17:30 +02009 register "gpu_panel_port_select" = "PANEL_PORT_DP_A"
Dennis Wassenbergbd105162015-09-10 12:20:58 +020010 register "gpu_panel_power_cycle_delay" = "6" # 500ms
11 register "gpu_panel_power_up_delay" = "2000" # 200ms
12 register "gpu_panel_power_down_delay" = "500" # 50ms
13 register "gpu_panel_power_backlight_on_delay" = "1" # 100us as recommended by PRM
14 register "gpu_panel_power_backlight_off_delay" = "2000" # 200ms
15
16 # Set backlight PWM values for eDP
17 register "gpu_cpu_backlight" = "0x00000ac8"
18 register "gpu_pch_backlight" = "0x13120000"
19
Keith Hui45e4ab42023-07-22 12:49:05 -040020 register "spd_addresses" = "{0x50, 0x51, 0x52, 0x53}"
Keith Hui7039edd2023-07-21 10:12:05 -040021 register "ec_present" = "1"
22 register "max_mem_clock_mhz" = "800"
23
24 register "usb3.mode" = "3"
25 register "usb3.hs_port_switch_mask" = "0xf"
26 register "usb3.preboot_support" = "1"
27 register "usb3.xhci_streams" = "1"
28 register "usb_port_config" = "{
29 { 1, 0, 0x0080 },
30 { 1, 0, 0x0080 },
31 { 1, 1, 0x0080 },
32 { 1, 1, 0x0080 },
33 { 1, 8, 0x0040 },
34 { 1, 8, 0x0040 },
35 { 1, 8, 0x0040 },
36 { 1, 8, 0x0040 },
37 { 1, 8, 0x0080 },
38 { 1, 4, 0x0080 },
39 { 1, 5, 0x0040 },
40 { 1, 8, 0x0040 },
41 { 1, 8, 0x0080 },
42 { 1, 6, 0x0080 }, }"
43
Arthur Heymanscdb26fd2021-11-15 20:12:02 +010044 chip cpu/intel/model_206ax
45 device cpu_cluster 0 on end
Dennis Wassenbergbd105162015-09-10 12:20:58 +020046
Arthur Heymanscdb26fd2021-11-15 20:12:02 +010047 register "acpi_c2" = "CPU_ACPI_C6"
48 register "acpi_c3" = "CPU_ACPI_DISABLED"
Dennis Wassenbergbd105162015-09-10 12:20:58 +020049 end
50
51 device domain 0 on
Arthur Heymansb5df65a2022-11-12 14:51:49 +010052 device ref host_bridge on end # host bridge
53 device ref igd on end # vga controller
Dennis Wassenbergbd105162015-09-10 12:20:58 +020054
55 chip southbridge/intel/bd82x6x # Intel Series 6 Cougar Point PCH
56 # LPC i/o generic decodes
57 register "gen1_dec" = "0x003c0a01" # ITE environment controller
58 register "gen2_dec" = "0x000403e9" # additional com port
59 register "gen3_dec" = "0x000402e9" # additional com port
60
61 # Enable both SATA ports 0, 1
62 register "sata_port_map" = "0x03"
63 # Set max SATA speed to 6.0 Gb/s (should be the default, anyway)
64 register "sata_interface_speed_support" = "0x3"
65
66 # Route GPI7 (EC SCI) as SCI
67 register "gpi7_routing" = "2"
68
69 # Enable GPE17 (GPI7) and TCO SCI
70 register "gpe0_en" = "0x00800040"
71
72 # Disable root port coalescing
Angel Ponsaf4bd562021-12-28 13:05:56 +010073 register "pcie_port_coalesce" = "false"
Dennis Wassenbergbd105162015-09-10 12:20:58 +020074 register "pcie_hotplug_map" = "{ 0, 0, 0, 0, 0, 0, 1, 1 }"
75
Dennis Wassenbergbd105162015-09-10 12:20:58 +020076 register "xhci_overcurrent_mapping" = "0x00000c03"
77 register "xhci_switchable_ports" = "0x0f"
78 register "superspeed_capable_ports" = "0x0f"
Keith Hui51a57eb2024-02-05 16:44:38 -050079 register "usb_port_config" = "{
80 { 1, 1, 0 }, /* P00: 1st (left) USB3 (OC #0) */
81 { 1, 1, 0 }, /* P01: 2nd (left) USB3 (OC #0) */
82 { 1, 1, 1 }, /* P02: 1st Multibay USB3 (OC #1) */
83 { 1, 1, 1 }, /* P03: 2nd Multibay USB3 (OC #1) */
84 { 1, 0, 8 }, /* P04: MiniPCIe 1 USB2 (no OC) */
85 { 1, 0, 8 }, /* P05: MiniPCIe 2 USB2 (no OC) */
86 { 1, 0, 8 }, /* P06: USB Hub x4 USB2 (no OC) */
87 { 1, 0, 8 }, /* P07: MiniPCIe 4 USB2 (no OC) */
88 { 1, 1, 8 }, /* P08: SD card reader USB2 (no OC) */
89 { 1, 1, 4 }, /* P09: 3rd (right) USB2 (OC #4) */
90 { 1, 0, 5 }, /* P10: 4th (right) USB2 (OC #5) */
91 { 1, 0, 8 }, /* P11: 3rd Multibay USB2 (no OC) */
92 { 1, 1, 8 }, /* P12: misc internal USB2 (no OC) */
93 { 1, 1, 6 }, /* P13: misc internal USB2 (OC #6) */
94 }"
Dennis Wassenbergbd105162015-09-10 12:20:58 +020095
96 register "spi_uvscc" = "0x2005"
97 register "spi_lvscc" = "0x2005"
98
Arthur Heymansb5df65a2022-11-12 14:51:49 +010099 device ref xhci on end # USB 3.0 Controller
100 device ref mei1 on end # Management Engine Interface 1
101 device ref mei2 off end # Management Engine Interface 2
102 device ref me_ide_r off end # Management Engine IDE-R
103 device ref me_kt off end # Management Engine KT
104 device ref gbe on end # Intel Gigabit Ethernet
105 device ref ehci2 on end # USB2 EHCI #2
106 device ref hda on # High Definition Audio
Dennis Wassenbergbd105162015-09-10 12:20:58 +0200107 subsystemid 0x1a86 0x4352
108 end
109
110 # Disabling 1c.0 might break IRQ settings as it enables port coalescing
Arthur Heymansb5df65a2022-11-12 14:51:49 +0100111 device ref pcie_rp1 on end # PCIe Port #1
112 device ref pcie_rp2 on end # PCIe Port #2
113 device ref pcie_rp3 on end # PCIe Port #3
114 device ref pcie_rp4 on end # PCIe Port #4
115 device ref pcie_rp5 on end # PCIe Port #5
116 device ref pcie_rp6 on end # PCIe Port #6
117 device ref pcie_rp7 on end # PCIe Port #7
118 device ref pcie_rp8 on end # PCIe Port #8
Dennis Wassenbergbd105162015-09-10 12:20:58 +0200119
Arthur Heymansb5df65a2022-11-12 14:51:49 +0100120 device ref ehci1 on end # USB2 EHCI #1
121 device ref pci_bridge off end # PCI bridge
122 device ref lpc on # LPC bridge
Dennis Wassenbergbd105162015-09-10 12:20:58 +0200123 chip ec/roda/it8518
124 register "cpuhot_limit" = "100"
125 # 60h/64h KBC
126 device pnp ff.0 on # dummy address
127 end
128 end
129 chip superio/ite/it8783ef
Vagiz Trakhanov17c57712017-09-28 14:21:54 +0000130 register "TMPIN1.mode" = "THERMAL_RESISTOR"
131 register "TMPIN2.mode" = "THERMAL_RESISTOR"
Elyes HAOUASb0f19882018-06-09 11:59:00 +0200132 register "ec.vin_mask" = "VIN_ALL"
Dennis Wassenbergbd105162015-09-10 12:20:58 +0200133 register "FAN1.mode" = "FAN_SMART_AUTOMATIC"
134 register "FAN1.smart.tmpin" = " 1"
135 register "FAN1.smart.tmp_off" = "60"
136 register "FAN1.smart.tmp_start" = "64"
137 register "FAN1.smart.tmp_delta" = " 2"
138 register "FAN1.smart.pwm_start" = "30"
139 register "FAN1.smart.slope" = "64"
140 register "FAN2.mode" = "FAN_SMART_AUTOMATIC"
141 register "FAN2.smart.tmpin" = " 1"
142 register "FAN2.smart.tmp_off" = "60"
143 register "FAN2.smart.tmp_start" = "64"
144 register "FAN2.smart.tmp_delta" = " 2"
145 register "FAN2.smart.pwm_start" = "30"
146 register "FAN2.smart.slope" = "64"
147 register "FAN3.mode" = "FAN_MODE_OFF"
148 device pnp 2e.0 off end # Floppy
149 device pnp 2e.1 on # COM 1
150 io 0x60 = 0x3f8
151 irq 0x70 = 4
152 end
153 device pnp 2e.2 on # COM 2
154 io 0x60 = 0x2f8
155 irq 0x70 = 3
156 end
157 device pnp 2e.3 on # Printer Port
158 io 0x60 = 0x378
159 io 0x62 = 0x000
160 irq 0x70 = 7
161 drq 0x74 = 4
162 irq 0xf0 = 0x00
163 end
164 device pnp 2e.4 on # Environment Controller
165 io 0x60 = 0xa30
166 io 0x62 = 0xa20
167 irq 0x70 = 0
168 irq 0xf0 = 0x80
169 end
170 device pnp 2e.5 off end # Keyboard
171 device pnp 2e.6 off end # Mouse
172 device pnp 2e.7 off end # GPIO
173 device pnp 2e.8 on # COM 3
174 io 0x60 = 0x3e8
175 irq 0x70 = 4
176 end
177 device pnp 2e.9 on # COM 4
178 io 0x60 = 0x2e8
179 irq 0x70 = 3
180 end
181 device pnp 2e.a off end # COM 5
182 device pnp 2e.b off end # COM 6
183 device pnp 2e.c off end # CIR
184 end
185 end # LPC bridge
Arthur Heymansb5df65a2022-11-12 14:51:49 +0100186 device ref sata1 on end # SATA Controller 1
187 device ref smbus on end # SMBus
188 device ref sata2 off end # SATA Controller 2
189 device ref thermal off end # Thermal
Dennis Wassenbergbd105162015-09-10 12:20:58 +0200190 end
191 end
192end