blob: 79c182ee912121c671535c7cb2c2d4e42d77054c [file] [log] [blame]
Patrick Georgic49d7a32020-05-08 22:50:46 +02001## SPDX-License-Identifier: GPL-2.0-only
Dennis Wassenbergbd105162015-09-10 12:20:58 +02002
3chip northbridge/intel/sandybridge
4 # IGD Displays
5 register "gfx.ndid" = "4"
6 register "gfx.did" = "{ 0x80000400, 0x80000300, 0x80000301, 0x80000100, }"
7
8 # Enable Panel as eDP and configure power delays
Angel Ponsdc0c0812020-09-02 19:17:30 +02009 register "gpu_panel_port_select" = "PANEL_PORT_DP_A"
Dennis Wassenbergbd105162015-09-10 12:20:58 +020010 register "gpu_panel_power_cycle_delay" = "6" # 500ms
11 register "gpu_panel_power_up_delay" = "2000" # 200ms
12 register "gpu_panel_power_down_delay" = "500" # 50ms
13 register "gpu_panel_power_backlight_on_delay" = "1" # 100us as recommended by PRM
14 register "gpu_panel_power_backlight_off_delay" = "2000" # 200ms
15
16 # Set backlight PWM values for eDP
17 register "gpu_cpu_backlight" = "0x00000ac8"
18 register "gpu_pch_backlight" = "0x13120000"
19
Arthur Heymanscdb26fd2021-11-15 20:12:02 +010020 chip cpu/intel/model_206ax
21 device cpu_cluster 0 on end
Dennis Wassenbergbd105162015-09-10 12:20:58 +020022
Arthur Heymanscdb26fd2021-11-15 20:12:02 +010023 register "acpi_c2" = "CPU_ACPI_C6"
24 register "acpi_c3" = "CPU_ACPI_DISABLED"
Dennis Wassenbergbd105162015-09-10 12:20:58 +020025 end
26
27 device domain 0 on
Arthur Heymansb5df65a2022-11-12 14:51:49 +010028 device ref host_bridge on end # host bridge
29 device ref igd on end # vga controller
Dennis Wassenbergbd105162015-09-10 12:20:58 +020030
31 chip southbridge/intel/bd82x6x # Intel Series 6 Cougar Point PCH
32 # LPC i/o generic decodes
33 register "gen1_dec" = "0x003c0a01" # ITE environment controller
34 register "gen2_dec" = "0x000403e9" # additional com port
35 register "gen3_dec" = "0x000402e9" # additional com port
36
37 # Enable both SATA ports 0, 1
38 register "sata_port_map" = "0x03"
39 # Set max SATA speed to 6.0 Gb/s (should be the default, anyway)
40 register "sata_interface_speed_support" = "0x3"
41
42 # Route GPI7 (EC SCI) as SCI
43 register "gpi7_routing" = "2"
44
45 # Enable GPE17 (GPI7) and TCO SCI
46 register "gpe0_en" = "0x00800040"
47
48 # Disable root port coalescing
Angel Ponsaf4bd562021-12-28 13:05:56 +010049 register "pcie_port_coalesce" = "false"
Dennis Wassenbergbd105162015-09-10 12:20:58 +020050 register "pcie_hotplug_map" = "{ 0, 0, 0, 0, 0, 0, 1, 1 }"
51
Dennis Wassenbergbd105162015-09-10 12:20:58 +020052
53 register "xhci_overcurrent_mapping" = "0x00000c03"
54 register "xhci_switchable_ports" = "0x0f"
55 register "superspeed_capable_ports" = "0x0f"
56
57 register "spi_uvscc" = "0x2005"
58 register "spi_lvscc" = "0x2005"
59
Arthur Heymansb5df65a2022-11-12 14:51:49 +010060 device ref xhci on end # USB 3.0 Controller
61 device ref mei1 on end # Management Engine Interface 1
62 device ref mei2 off end # Management Engine Interface 2
63 device ref me_ide_r off end # Management Engine IDE-R
64 device ref me_kt off end # Management Engine KT
65 device ref gbe on end # Intel Gigabit Ethernet
66 device ref ehci2 on end # USB2 EHCI #2
67 device ref hda on # High Definition Audio
Dennis Wassenbergbd105162015-09-10 12:20:58 +020068 subsystemid 0x1a86 0x4352
69 end
70
71 # Disabling 1c.0 might break IRQ settings as it enables port coalescing
Arthur Heymansb5df65a2022-11-12 14:51:49 +010072 device ref pcie_rp1 on end # PCIe Port #1
73 device ref pcie_rp2 on end # PCIe Port #2
74 device ref pcie_rp3 on end # PCIe Port #3
75 device ref pcie_rp4 on end # PCIe Port #4
76 device ref pcie_rp5 on end # PCIe Port #5
77 device ref pcie_rp6 on end # PCIe Port #6
78 device ref pcie_rp7 on end # PCIe Port #7
79 device ref pcie_rp8 on end # PCIe Port #8
Dennis Wassenbergbd105162015-09-10 12:20:58 +020080
Arthur Heymansb5df65a2022-11-12 14:51:49 +010081 device ref ehci1 on end # USB2 EHCI #1
82 device ref pci_bridge off end # PCI bridge
83 device ref lpc on # LPC bridge
Dennis Wassenbergbd105162015-09-10 12:20:58 +020084 chip ec/roda/it8518
85 register "cpuhot_limit" = "100"
86 # 60h/64h KBC
87 device pnp ff.0 on # dummy address
88 end
89 end
90 chip superio/ite/it8783ef
Vagiz Trakhanov17c57712017-09-28 14:21:54 +000091 register "TMPIN1.mode" = "THERMAL_RESISTOR"
92 register "TMPIN2.mode" = "THERMAL_RESISTOR"
Elyes HAOUASb0f19882018-06-09 11:59:00 +020093 register "ec.vin_mask" = "VIN_ALL"
Dennis Wassenbergbd105162015-09-10 12:20:58 +020094 register "FAN1.mode" = "FAN_SMART_AUTOMATIC"
95 register "FAN1.smart.tmpin" = " 1"
96 register "FAN1.smart.tmp_off" = "60"
97 register "FAN1.smart.tmp_start" = "64"
98 register "FAN1.smart.tmp_delta" = " 2"
99 register "FAN1.smart.pwm_start" = "30"
100 register "FAN1.smart.slope" = "64"
101 register "FAN2.mode" = "FAN_SMART_AUTOMATIC"
102 register "FAN2.smart.tmpin" = " 1"
103 register "FAN2.smart.tmp_off" = "60"
104 register "FAN2.smart.tmp_start" = "64"
105 register "FAN2.smart.tmp_delta" = " 2"
106 register "FAN2.smart.pwm_start" = "30"
107 register "FAN2.smart.slope" = "64"
108 register "FAN3.mode" = "FAN_MODE_OFF"
109 device pnp 2e.0 off end # Floppy
110 device pnp 2e.1 on # COM 1
111 io 0x60 = 0x3f8
112 irq 0x70 = 4
113 end
114 device pnp 2e.2 on # COM 2
115 io 0x60 = 0x2f8
116 irq 0x70 = 3
117 end
118 device pnp 2e.3 on # Printer Port
119 io 0x60 = 0x378
120 io 0x62 = 0x000
121 irq 0x70 = 7
122 drq 0x74 = 4
123 irq 0xf0 = 0x00
124 end
125 device pnp 2e.4 on # Environment Controller
126 io 0x60 = 0xa30
127 io 0x62 = 0xa20
128 irq 0x70 = 0
129 irq 0xf0 = 0x80
130 end
131 device pnp 2e.5 off end # Keyboard
132 device pnp 2e.6 off end # Mouse
133 device pnp 2e.7 off end # GPIO
134 device pnp 2e.8 on # COM 3
135 io 0x60 = 0x3e8
136 irq 0x70 = 4
137 end
138 device pnp 2e.9 on # COM 4
139 io 0x60 = 0x2e8
140 irq 0x70 = 3
141 end
142 device pnp 2e.a off end # COM 5
143 device pnp 2e.b off end # COM 6
144 device pnp 2e.c off end # CIR
145 end
146 end # LPC bridge
Arthur Heymansb5df65a2022-11-12 14:51:49 +0100147 device ref sata1 on end # SATA Controller 1
148 device ref smbus on end # SMBus
149 device ref sata2 off end # SATA Controller 2
150 device ref thermal off end # Thermal
Dennis Wassenbergbd105162015-09-10 12:20:58 +0200151 end
152 end
153end