Duncan Laurie | c88c54c | 2014-04-30 16:36:13 -0700 | [diff] [blame] | 1 | /* |
| 2 | * This file is part of the coreboot project. |
| 3 | * |
| 4 | * Copyright (C) 2014 Google Inc. |
| 5 | * |
| 6 | * This program is free software; you can redistribute it and/or modify |
| 7 | * it under the terms of the GNU General Public License as published by |
| 8 | * the Free Software Foundation; version 2 of the License. |
| 9 | * |
| 10 | * This program is distributed in the hope that it will be useful, |
| 11 | * but WITHOUT ANY WARRANTY; without even the implied warranty of |
| 12 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
| 13 | * GNU General Public License for more details. |
Duncan Laurie | c88c54c | 2014-04-30 16:36:13 -0700 | [diff] [blame] | 14 | */ |
| 15 | |
Kyösti Mälkki | 326edeb | 2019-07-24 13:27:46 +0300 | [diff] [blame] | 16 | #define __SIMPLE_DEVICE__ |
| 17 | |
Duncan Laurie | c88c54c | 2014-04-30 16:36:13 -0700 | [diff] [blame] | 18 | #include <cbmem.h> |
| 19 | #include <device/pci.h> |
Kyösti Mälkki | 26a682c | 2019-08-02 06:13:22 +0300 | [diff] [blame^] | 20 | #include <device/pci_ops.h> |
Julius Werner | 4ee4bd5 | 2014-10-20 13:46:39 -0700 | [diff] [blame] | 21 | #include <soc/pci_devs.h> |
| 22 | #include <soc/systemagent.h> |
Kyösti Mälkki | 26a682c | 2019-08-02 06:13:22 +0300 | [diff] [blame^] | 23 | #include <soc/smm.h> |
| 24 | #include <stage_cache.h> |
| 25 | #include <stdint.h> |
Duncan Laurie | c88c54c | 2014-04-30 16:36:13 -0700 | [diff] [blame] | 26 | |
Kyösti Mälkki | f1e3c76 | 2014-12-22 12:28:07 +0200 | [diff] [blame] | 27 | static uintptr_t dpr_region_start(void) |
Duncan Laurie | c88c54c | 2014-04-30 16:36:13 -0700 | [diff] [blame] | 28 | { |
| 29 | /* |
Duncan Laurie | 6168027 | 2014-05-05 12:42:35 -0500 | [diff] [blame] | 30 | * Base of DPR is top of usable DRAM below 4GiB. The register has |
| 31 | * 1 MiB alignment and reports the TOP of the range, the base |
| 32 | * must be calculated from the size in MiB in bits 11:4. |
Duncan Laurie | c88c54c | 2014-04-30 16:36:13 -0700 | [diff] [blame] | 33 | */ |
Kyösti Mälkki | f1e3c76 | 2014-12-22 12:28:07 +0200 | [diff] [blame] | 34 | uintptr_t dpr = pci_read_config32(SA_DEV_ROOT, DPR); |
| 35 | uintptr_t tom = dpr & ~((1 << 20) - 1); |
Duncan Laurie | 6168027 | 2014-05-05 12:42:35 -0500 | [diff] [blame] | 36 | |
| 37 | /* Subtract DMA Protected Range size if enabled */ |
| 38 | if (dpr & DPR_EPM) |
| 39 | tom -= (dpr & DPR_SIZE_MASK) << 16; |
| 40 | |
Kyösti Mälkki | f1e3c76 | 2014-12-22 12:28:07 +0200 | [diff] [blame] | 41 | return tom; |
| 42 | } |
| 43 | |
| 44 | void *cbmem_top(void) |
| 45 | { |
| 46 | return (void *) dpr_region_start(); |
Duncan Laurie | c88c54c | 2014-04-30 16:36:13 -0700 | [diff] [blame] | 47 | } |
Kyösti Mälkki | 26a682c | 2019-08-02 06:13:22 +0300 | [diff] [blame^] | 48 | |
| 49 | void stage_cache_external_region(void **base, size_t *size) |
| 50 | { |
| 51 | /* The ramstage cache lives in the TSEG region. |
| 52 | * The top of RAM is defined to be the TSEG base address. */ |
| 53 | u32 offset = smm_region_size(); |
| 54 | offset -= CONFIG_IED_REGION_SIZE; |
| 55 | offset -= CONFIG_SMM_RESERVED_SIZE; |
| 56 | |
| 57 | *base = (void *)(cbmem_top() + offset); |
| 58 | *size = CONFIG_SMM_RESERVED_SIZE; |
| 59 | } |