Gitiles
Code Review Sign In
review.coreboot.org / coreboot / deaaab25365b093229836d4294b1868093df7c47 / src / soc
  1. 55cb84b bg4cd: define custom romstage entry by Daisuke Nojiri · 10 years ago
  2. 1c78009 rk3288: Add a config variable hack to skip display init by David Hendricks · 10 years ago
  3. b7641cc veyron: Activate Winbond SPI driver by Julius Werner · 10 years ago
  4. c14e426 rk3288: support edp HPD function by huang lin · 10 years ago
  5. 75f431a rk3288: set the rk808 BUCK default inductor current to max value by huang lin · 10 years ago
  6. 129b5fa rk3288: Fix failing LPDDR3 reboot test by jinkun.hong · 10 years ago
  7. d4a227b rk3288: Fix failing DDR3 reboot test by jinkun.hong · 10 years ago
  8. 6114c99 ipq806x: load and start RPM by Vadim Bendebury · 10 years ago
  9. 18e434d storm: Add watchdog reset api. by Deepa Dinamani · 10 years ago
  10. 08f249e ipq806x: Load TZBSP blob from coreboot ramstage by Vikas Das · 10 years ago
  11. 59b8c38 storm: use different CBFS caches before and after DRAM is available by Vadim Bendebury · 10 years ago
  12. fac6420 storm: configure/enable vboot2 support by Vadim Bendebury · 10 years ago
  13. ef77f87 ipq8064: add DRAM initialization code by Vadim Bendebury · 10 years ago
  14. 6fe4e5e ipq806x: add i2c driver by Vadim Bendebury · 10 years ago
  15. fa00ae7 google/storm: prepare enabling vboot2 by Vadim Bendebury · 10 years ago
  16. 36417aa ipq806x: modify imem layout by Deepa Dinamani · 10 years ago
  17. 55e2f39 soc/ipq806x: Disable LPAE mode. by Deepa Dinamani · 10 years ago
  18. b508a85 ipq806x: set architecture to ARMV7 by Vadim Bendebury · 10 years ago
  19. ab1e96a broadwell: Fixes for _SWS support by Duncan Laurie · 10 years ago
  20. cb12f65 broadwell: Remove unused bootblock code by Duncan Laurie · 10 years ago
  21. c99681f broadwell: Clean up ME device and add new ME10 flow by Duncan Laurie · 10 years ago
  22. 195a3f7 soc/baytrail: Use microcode from the blobs repository by Marc Jones · 9 years ago
  23. a3383fb soc/broadwell: Use microcode from the blobs repository by Marc Jones · 9 years ago
  24. c16ba0a rk3288: send correct EDID buffer size by huang lin · 10 years ago
  25. 3c4951e rk808: Implement RTC driver by David Hendricks · 10 years ago
  26. 4d24421 veyron_*: Move PMIC_BUS to a Kconfig variable by David Hendricks · 10 years ago
  27. 33df495 rk3288: Implement support for CRYPTO module and use it in vboot hashing by Julius Werner · 10 years ago
  28. 3cbf02c veyron_*: Use common CBFS wrapper by David Hendricks · 10 years ago
  29. d462d3c veyron: Move backlight gpio control to mainboard.c by huang lin · 10 years ago
  30. 2460a55 veyron: Trigger hard reset (via GPIO) if last reboot was caused by watchdog by Julius Werner · 10 years ago
  31. dbfa9d5 veyron: Turn off SD card power in romstage by Julius Werner · 10 years ago
  32. 13cee14 rk3288: implement spi_crop_chunk() by Patrick Georgi · 9 years ago
  33. b22765e broadwell: Remove TPM device from lpc.asl by Duncan Laurie · 10 years ago
  34. fdce680 pistachio: implement clock setup for I2C0 by Ionela Voinescu · 9 years ago
  35. a702390 pistachio: Fix ROM clock base address by Ionela Voinescu · 10 years ago
  36. 8b1f23e urara: add clock setup for MIPS CPU, ROM and Ethernet by Ionela Voinescu · 10 years ago
  37. 41d1ca8 pistachio: fix clocks setup code by Ionela Voinescu · 10 years ago
  38. b9d59bb pistachio: Use 1.8433179 MHz for UART refclk by David Hendricks · 10 years ago
  39. 30fc667 pistachio: increase size of bootblock to 18 KB by Ionela Voinescu · 10 years ago
  40. 55b8dc0 pistachio: change memory layout as to allow bigger CBFS cache by Ionela Voinescu · 10 years ago
  41. 1c0d0c0 pistachio: spi: use same clock edge for RX and TX by Ionela Voinescu · 10 years ago
  42. b3f666b urara: Configure clocks and MFIOs by Ionela Voinescu · 10 years ago
  43. 47f18d4 tegra132: lock down VPR by Aaron Durbin · 10 years ago
  44. fff922b rush: Enable dp display by Jimmy Zhang · 10 years ago
  45. 65a4148 ryu: display: Add function to pass mode info to payload by Jimmy Zhang · 10 years ago
  46. 51b314b ryu: display: Set display shift clock divider by Jimmy Zhang · 10 years ago
  47. d046fe8 rush: Configure display related clock, pad, and power by Jimmy Zhang · 10 years ago
  48. fb391fa rush: Add dp related parameters by Jimmy Zhang · 10 years ago
  49. b863425 rk3288: Fix memlayout to allow a little more bootblock space by Julius Werner · 10 years ago
  50. b5995b5 rk3288: Add CBMEM console support and fix RETURN_FROM_VERSTAGE by Julius Werner · 10 years ago
  51. 44cf870 timer: Reestablish init_timer(), consolidate timer initialization calls by Julius Werner · 10 years ago
  52. efcee76 CBFS: Automate ROM image layout and remove hardcoded offsets by Julius Werner · 10 years ago
  53. f85640d storm: add ipq8064 blobs to the CBFS by Vadim Bendebury · 10 years ago
  54. e39ac75 ipq8064: use the new utility to build bootblock by Vadim Bendebury · 10 years ago
  55. 49efaf2 broadwell: Work around VBIOS framebuffer issue by Duncan Laurie · 10 years ago
  56. 8d978a8 rk3288/exynos5250/exynos5420: Consolidate timer files by Julius Werner · 10 years ago
  57. e244986 rk3288: Increase PD_BUS_ACLK (SRAM clock) to improve boot speed by Julius Werner · 10 years ago
  58. 4913cb7 storm: Fix timer init order problem by Julius Werner · 10 years ago
  59. 0594914 ipq806x: copy i2c, qup, and gsbi drivers from depthcharge by Daisuke Nojiri · 10 years ago
  60. df5bf2b rk3288: Move UART initialization to bootblock_mainboard_early_init() by Julius Werner · 10 years ago
  61. f1e3210 arm: Add bootblock_mainboard_early_init() for pre-console initialization by Julius Werner · 10 years ago
  62. a512e11 arm: Redesign mainboard and SoC hooks for bootblock by Julius Werner · 10 years ago
  63. e994a80 rush: Add and select DO_SOR_INIT config option by Jimmy Zhang · 10 years ago
  64. 099efeb ryu: Add and select DO_DSI_INIT config option by Jimmy Zhang · 10 years ago
  65. f055aa0 ryu: display: Move display api to mainboard by Jimmy Zhang · 10 years ago
  66. d4dff6217 ryu: display: Split dc functions from dsi display code by Jimmy Zhang · 10 years ago
  67. 8188ab7 rk3288: Increase the delay after DDR reset de-assert to 10us. by Dailunxue · 10 years ago
  68. 4b476428 t132: Add I2S1 support to funit by Tom Warren · 10 years ago
  69. f9ff353 spi: support controllers with limited transfer size capabilities by Vadim Bendebury · 10 years ago
  70. 038cce2 broadwell: Fix incorrect SATA port map mask by Wenkai Du · 10 years ago
  71. b9d9615 urara: add support for DMA coherent memory area by Ionela Voinescu · 10 years ago
  72. 9b99d7b t132: add RAM repair to cluster 1 by Yen Lin · 10 years ago
  73. daf6d41 broadwell: Enable double self refresh by default by Duncan Laurie · 10 years ago
  74. fb3ea74 pistachio: increase the size of romstage to 36K by Ionela Voinescu · 10 years ago
  75. 2e2288d rk3288: reset edp after edp clock source select by huang lin · 10 years ago
  76. 40f558e rockchip: support display by huang lin · 10 years ago
  77. ef639b2 veyron: Change VCC10_LCD_PWREN_H to allowed maximum of 2.5V by Julius Werner · 10 years ago
  78. e28fd36 tegra132: psci: add cpu_on/off support by Joseph Lo · 10 years ago
  79. 49aa78a tegra132: Make non-vboot2 memlayout more useful by Furquan Shaikh · 10 years ago
  80. d56abd7 tegra132: Change memlayout to have PRERAM and POSTRAM CBFS Cache by Furquan Shaikh · 10 years ago
  81. b136d9f tegra132: Bump up ramstage to 256K by Furquan Shaikh · 10 years ago
  82. d806090 tegra132: prepare cpu startup in psci by Aaron Durbin · 10 years ago
  83. e14c1b2 tegra132: Increase size of bootblock due to overflow by Tom Warren · 10 years ago
  84. 2962d1e tegra132: always bring up PLLD by Aaron Durbin · 10 years ago
  85. 4b08532 tegra132: rename clock_display() to clock_configure_plld() by Aaron Durbin · 10 years ago
  86. 93147b5 tegra132: Set dc to resize the difference between framebuffer and panel by Jimmy Zhang · 10 years ago
  87. 2e87b28 tegra132: Add framebuffer parameters by Jimmy Zhang · 10 years ago
  88. 443bd00 tegra132: Pass panel spec to lib_sysinfo by Jimmy Zhang · 10 years ago
  89. 3843424 tegra132: Expand ramstage size to 208k (from 192k) by Jimmy Zhang · 10 years ago
  90. e3a938d tegra132: Add dsi driver by Jimmy Zhang · 10 years ago
  91. 11e9622 tegra132: Add panel mode spec by Jimmy Zhang · 10 years ago
  92. 0ee0d92 google/rush_ryu: dsi: Enable panel related vdd and clocks by Jimmy Zhang · 10 years ago
  93. 3373ee6 tegra132: Increase space for romstage in memlayout by Furquan Shaikh · 10 years ago
  94. bae8608 baytrail: correct NC pin to GPO pin according to BYT platform design guide by Kane Chen · 9 years ago
  95. bf5a4bb broadwell: Correct XHCI offset for USB 3.0 ports by Julius Werner · 9 years ago
  96. b14c067 broadwell: Set PCIe replay timeout to 0xD by Duncan Laurie · 10 years ago
  97. ba9b7bf baytrail: add code for supporting 2x ddr refresh rate by Kane Chen · 10 years ago
  98. ff0f460 broadwell: Add configuration for tuning VR for C-state operations by Duncan Laurie · 10 years ago
  99. 35dc00f broadwell: Preserve VbNv around cmos_init by Duncan Laurie · 10 years ago
  100. f059b24 broadwell: Add function to apply PRR to a range of SPI flash by Duncan Laurie · 10 years ago