Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
d4c53e3fdd29612641ae402b57495401e67a414e
/
src
/
northbridge
/
intel
/
sandybridge
/
raminit.c
d4c53e3
nb/intel/sandybridge/raminit: Do code cleanup
by Patrick Rudolph
· 8 years ago
b7b1b28
nb/intel/sandybridge/raminit: Do code cleanup
by Patrick Rudolph
· 8 years ago
7bddd30
nb/intel/sandybridge/raminit: Allow 933Mhz on Lenovo devices
by Patrick Rudolph
· 8 years ago
266a1f7
nb/intel/raminit (native): Read PCI mmio size from devicetree
by Patrick Rudolph
· 8 years ago
bb9c90a
nb/intel: Factor out common MRC code
by Patrick Rudolph
· 8 years ago
9c9bde3
nb/intel/sandybridge/raminit: support calling dram_freq multiple times
by Patrick Rudolph
· 8 years ago
2ccb74b
nb/intel/sandybridge/raminit: add additional fallbacks
by Patrick Rudolph
· 8 years ago
588ccaa
nb/intel/sandybridge/raminit: fix regression "always use mrccache"
by Patrick Rudolph
· 8 years ago
4.4
4.4
56abd4d
nb/intel/sandybridge/raminit: always use mrccache
by Patrick Rudolph
· 8 years ago
31d1959
nb/intel/sandybridge/raminit: die in toplevel function
by Patrick Rudolph
· 8 years ago
24a845b
nb/intel/sandybridge/raminit: prepare raminit for fallback
by Patrick Rudolph
· 8 years ago
27e085a
nb/intel/sandybridge/raminit: move ram training into seperate function
by Patrick Rudolph
· 8 years ago
735ecce
nb/intel/sandybridge/raminit: move dimm_info into ramctr_timing
by Patrick Rudolph
· 8 years ago
81c5c76
northbridge/intel: move mrc_cache definition into a common header
by Alexander Couzens
· 8 years ago
b97009e
nb/intel/sandybridge/raminit: Fill SMBIOS type17 info
by Patrick Rudolph
· 8 years ago
9f3f915
nb/intel/sandybridge/romstage: Read fuse bits for max MEM Clk
by Patrick Rudolph
· 9 years ago
77e45d3
nb/intel/sandybridge/raminit: Make discover_timC_write non cyclic
by Patrick Rudolph
· 8 years ago
d912f1d
nb/intel/sandybridge/raminit: Adjust timB to prevent overflow
by Patrick Rudolph
· 9 years ago
bd1fdc6
nb/intel/sandybridge/raminit: Add XMP support
by Patrick Rudolph
· 9 years ago
a649a54
nb/intel/sandybridge/raminit: Improve logging
by Patrick Rudolph
· 9 years ago
0188b13
nb/intel/sandybridge/raminit: Add shift offset
by Patrick Rudolph
· 9 years ago
ffbb3c0
Merge sandy/ivybridge romstage flow for MRC and non-MRC.
by Vladimir Serbinenko
· 9 years ago
a1c3bed
nb/intel/sandybridge/raminit: Fix two dimms per channel
by Patrick Rudolph
· 9 years ago
3141eac
Revert "northbridge/intel/sandybridge: Fix random raminit failures"
by Vladimir Serbinenko
· 9 years ago
7e513d1
intel/sandybridge/raminit: fix ODT setting
by Patrick Rudolph
· 9 years ago
a696ae7
intel/northbridge/sandy: raminit code cleanup
by Patrick Rudolph
· 9 years ago
9b51568
nb/intel/sandybridge/raminit: Factor out code into toggle_io_reset
by Patrick Rudolph
· 9 years ago
371d291
nb/intel/sandybridge/raminit: Comment the code
by Patrick Rudolph
· 9 years ago
9f1fbb9
northbridge/intel/sandybridge: Fix random raminit failures
by Patrick Rudolph
· 9 years ago
a73b931
tree: drop last paragraph of GPL copyright header
by Patrick Georgi
· 9 years ago
9733e28
nb/intel/sandybridge/raminit: Add edge write discovery check
by Patrick Rudolph
· 9 years ago
3660c0f
northbridge/intel/sandybridge: Enable PEG clock-gating on demand
by Patrick Rudolph
· 9 years ago
ecf2eb4
sandybridge ivybridge: Treat native init as first class citizen
by Alexandru Gagniuc
· 9 years ago
899d13d
cbfs: new API and better program loading
by Aaron Durbin
· 9 years ago
b890a12
Remove address from GPLv2 headers
by Patrick Georgi
· 9 years ago
a30f7e6
cbfs: correct types used for accessing files
by Aaron Durbin
· 9 years ago
546953c
Replace hlt with halt()
by Patrick Georgi
· 10 years ago
743a218
nehalem sandy ivy: Check cbmem_add() result for MRC data
by Kyösti Mälkki
· 10 years ago
5687fc9
Declare recovery and developer modes outside ChromeOS
by Kyösti Mälkki
· 11 years ago
657e0be
console: Move newline translation outside console_tx_byte
by Kyösti Mälkki
· 11 years ago
1d7541f
console: Fix includes
by Kyösti Mälkki
· 11 years ago
7893848
Intel (sandy/ivy): Avoid calling cbmem_initialize() twice
by Kyösti Mälkki
· 11 years ago
cb08e16
CBMEM intel: Define get_top_of_ram() once per chipset
by Kyösti Mälkki
· 11 years ago
c2ee680
sandybridge: Use calls rather than asm to call to MRC.
by Vladimir Serbinenko
· 11 years ago
0af61b6
lib/cbfs_core.c: Supply size of file as well in cbfs_get_file_content
by Vladimir Serbinenko
· 11 years ago
50ecb9c
usbdebug: Add option to disable console for romstage
by Kyösti Mälkki
· 11 years ago
f8bf5a1
Revert "CBMEM: Always have early initialisation"
by Kyösti Mälkki
· 11 years ago
de1fe7f
CBMEM: Always have early initialisation
by Kyösti Mälkki
· 11 years ago
f9f74af
CBMEM x86: Unify get_cbmem_toc()
by Kyösti Mälkki
· 11 years ago
9e7806a
usbdebug: Move ehci_debug_info allocation
by Kyösti Mälkki
· 11 years ago
24d1d4b
x86: Unify arch/io.h and arch/romcc_io.h
by Stefan Reinauer
· 11 years ago
a46a712
GPLv2 notice: Unify all files to just use one space in »MA 02110-1301«
by Paul Menzel
· 11 years ago
6fe0cab
Extend CBFS to support arbitrary ROM source media.
by Hung-Te Lin
· 12 years ago
313ec9d
Sandybridge: Set PEG clock gating
by Marc Jones
· 12 years ago
48a4a7f
Provide MRC with a console printing callback function
by Vadim Bendebury
· 12 years ago
c6b9f92
Add missing newline in error message
by Stefan Reinauer
· 12 years ago
cf81b82
CMOS: Move MRC seed offset into upper bank
by Duncan Laurie
· 12 years ago
d4ee808
sandybridge: reinitialize usbdebug after MRC
by Sven Schnelle
· 12 years ago
696262b
More descriptive error messages in Sandybridge raminit code
by Stefan Reinauer
· 12 years ago
1244f4b
Rework Sandybridge MRC cache handling
by Stefan Reinauer
· 12 years ago
f125d80
Add missing newline to printk in Sandybridge init code
by Stefan Reinauer
· 12 years ago
7a3f36a
Sandybridge: Display platform information early
by Vadim Bendebury
· 12 years ago
7b508dd
Only send ME Dram Init Done message on Sandybridge
by Duncan Laurie
· 12 years ago
6ea86b1
Sandybridge: Temporarily disable MRC cache finding code
by Stefan Reinauer
· 12 years ago
00636b0
Add support for Intel Sandybridge CPU (northbridge part)
by Stefan Reinauer
· 12 years ago