Gitiles
Code Review Sign In
review.coreboot.org / coreboot / c3fcdccb816f9c5df5a3c158d167a20c1ae088ee / src / southbridge / amd / sr5650 / sr5650.c
  1. c3fcdcc southbridge/amd/sr5650: Fix boot failure on ASUS KGPE-D16 by Timothy Pearson · 9 years ago
  2. 5a0efd2 southbridge/amd/sr5650: Add optional delay after link training by Timothy Pearson · 9 years ago
  3. b890a12 Remove address from GPLv2 headers by Patrick Georgi · 9 years ago
  4. 55e31a9 southbridge/amd amd81XX, cs553X & sr5650 spelling fixes by Martin Roth · 10 years ago
  5. a9a2e10 southbridge/amd/sr5650/sr5650.c: Fix bitwise logic and mask in loop by Edward O'Callaghan · 10 years ago
  6. 6a12109 AMD RS780, SR5650: PcieTrainPort: Fix typo *i*gnoring in comment by Paul Menzel · 11 years ago
  7. a46a712 GPLv2 notice: Unify all files to just use one space in »MA 02110-1301« by Paul Menzel · 12 years ago
  8. 5ff7c13 remove trailing whitespace by Stefan Reinauer · 13 years ago
  9. 00c8c4a Update AMD SR5650 and SB700 by efdesign98 · 13 years ago
  10. 98fcc09 Add AMD SR56x0 support. by Zheng Bao · 13 years ago