Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 9631016660423d0585a1 / src / soc / rockchip / rk3288 / spi.c
  1. a73b931 tree: drop last paragraph of GPL copyright header by Patrick Georgi · 9 years ago
  2. b890a12 Remove address from GPLv2 headers by Patrick Georgi · 9 years ago
  3. 7780c4f rk3288: remove unused structs and declarations by Aaron Durbin · 9 years ago
  4. 97ab425 rockchip/rk3288: Fix SPI clock divisor calculation by Julius Werner · 9 years ago
  5. 2f37bd6 arm(64): Globally replace writel(v, a) with write32(a, v) by Julius Werner · 9 years ago
  6. 3cbf02c veyron_*: Use common CBFS wrapper by David Hendricks · 10 years ago
  7. 13cee14 rk3288: implement spi_crop_chunk() by Patrick Georgi · 9 years ago
  8. 7a453eb rk3288: Change all SoC headers to <soc/headername.h> system by Julius Werner · 10 years ago
  9. 558614d rk3288: Re-write spi_xfer() to support full duplex by David Hendricks · 10 years ago
  10. b6092b7 veyron_pinky/rk3288: Use KHz, MHz and GHz constants by Julius Werner · 10 years ago
  11. 9dceb0e rk3288: Replace SPI fifo_size with constant by David Hendricks · 10 years ago
  12. b4ff291 rk3288: Pass SPI bus speed in as parameter to init function by David Hendricks · 10 years ago
  13. a32a9d1 rk3288: switch to stopwatch API by Aaron Durbin · 10 years ago
  14. 19420c1 veyron: Fix file permissions by Julius Werner · 10 years ago
  15. 630c86d rk3288: add spi by huang lin · 10 years ago