Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 5910aa88a775bf37ebe445fa89c34389add000b6 / src / soc / intel / baytrail
  1. d3b40bf baytrail: Fix hdmi audio choppy issue by Kein Yuan · 11 years ago
  2. 2088571 baytrail: reinitialize spi controller in SMM finalization by Aaron Durbin · 11 years ago
  3. 97acc5e Baytrail: Fix no_dev_behind_port not executed for RP1/2/3. by Kenji Chen · 10 years ago
  4. 460703b rmodule: use struct prog while loading rmodules by Aaron Durbin · 9 years ago
  5. c9bf446 baytrail: Change USB3 PLL VCO and iCLK PLL current on BYT-M/D CPU by Kein Yuan · 10 years ago
  6. e237f5a Baytrail: Change PCIe root disable algorithm by Kenji Chen · 10 years ago
  7. 6ecaf65 Baytrail: add _PRT to each PCIe root port device by Ted Kuo · 10 years ago
  8. a30f7e6 cbfs: correct types used for accessing files by Aaron Durbin · 9 years ago
  9. 43b7db7 baytrail: fix HAVE_REFCODE_BLOB build errors by Aaron Durbin · 9 years ago
  10. 72a8e5e Update hex values to CBFS binary name types in Makefiles by Martin Roth · 9 years ago
  11. 9ef9d85 bootstate: use structure pointers for scheduling callbacks by Aaron Durbin · 9 years ago
  12. 9e94dbf ACPI: Get S3 resume state from romstage_handoff by Kyösti Mälkki · 10 years ago
  13. 2c4aab3 coreboot: fix munged license text by Aaron Durbin · 10 years ago
  14. 21a5309 soc/intel/baytrail/Kconfig: Remove explicit `HAVE_MONOTONIC_TIMER` by Paul Menzel · 10 years ago
  15. 033bb4b acpi: Generate valid ACPI processor objects by Timothy Pearson · 10 years ago
  16. bde6d30 x86: Change MMIO addr in readN(addr)/writeN(addr, val) to pointer by Kevin Paul Herbert · 10 years ago
  17. ae98e83 CBMEM: Always use DYNAMIC_CBMEM by Kyösti Mälkki · 10 years ago
  18. f1e3c76 CBMEM: Do not use get_top_of_ram() with DYNAMIC_CBMEM by Kyösti Mälkki · 10 years ago
  19. 77b1655 vboot2: add verstage by Stefan Reinauer · 10 years ago
  20. 374f27b baytrail: there is a chance that USBPHY_COMPBG is set to 0 by Kane Chen · 10 years ago
  21. 314c4c3 baytrail: use the setting in devicetree.cb to config USBPHY_COMPBG by Kane Chen · 10 years ago
  22. 4175927 baytrail broadwell: Use timestamps internal stash by Kyösti Mälkki · 10 years ago
  23. 3a6550d timestamps: Switch from tsc_t to uint64_t by Stefan Reinauer · 11 years ago
  24. d816a02 baytrail: add more gpio init macros by Kane Chen · 10 years ago
  25. 1a3675e baytrail: Add defines and functions for GPNCORE by Kein Yuan · 10 years ago
  26. 4851bf2 intel baytrail broadwell: Include microcode updates by Kyösti Mälkki · 10 years ago
  27. 002178a baytrail SOCs: Add missing comma in gpio.h by Martin Roth · 10 years ago
  28. 59e209a baytrail: initialize backlight PWM frequency by Aaron Durbin · 10 years ago
  29. f2612a1 x86: Initialize SPI controller explicitly during PCH init by David Hendricks · 10 years ago
  30. ec9293f spi: Eliminate the spi_cs_activate and spi_cs_deactivate functions. by Gabe Black · 10 years ago
  31. 87f3b4e spi: Remove the spi_set_speed and spi_cs_is_valid functions. by Gabe Black · 10 years ago
  32. 99a3bba intel/baytrail: Spelling fixes by Martin Roth · 10 years ago
  33. 546953c Replace hlt with halt() by Patrick Georgi · 10 years ago
  34. bd79c5e Replace hlt() loops with halt() by Patrick Georgi · 10 years ago
  35. 609d22f intel: Remove IRQ1 from possible PIRQ assignemnt. by Vladimir Serbinenko · 10 years ago
  36. 04f68c1 baytrail: fix range check by Patrick Georgi · 10 years ago
  37. 0a1699e intel: use crosscompiler readelf, instead of global by Patrick Georgi · 10 years ago
  38. 48b6b97 src: Too many terminators ';;' at end of stmts, stop Skynet by Edward O'Callaghan · 10 years ago
  39. 0625a8b {cpu,soc}: Use DEVICE_NOOP macro over dummy symbol by Edward O'Callaghan · 10 years ago
  40. dd20d5d baytrail: Remove unused devicetree fields by Shawn Nematbakhsh · 10 years ago
  41. b959079 baytrail: gfx: Don't configure hotplug + backlight registers by Shawn Nematbakhsh · 10 years ago
  42. 787809e Baytrail/dptf: Always return 0 in TCPU._PPC by Kein Yuan · 10 years ago
  43. 1131889 baytrail: handle MRC being an ELF file by Aaron Durbin · 10 years ago
  44. 31ac9e3 baytrail: Configure MSR for 2-core and 4-core P-state configutation by Duncan Laurie · 10 years ago
  45. 89f5292 baytrail: move cache-as-ram base address to 0xfe000000 by Aaron Durbin · 10 years ago
  46. 565d409 baytrail: romstage: Add function to check SW WP status for vboot by Shawn Nematbakhsh · 10 years ago
  47. d2044cc reg_script: default to n for ARCH_X86 by Isaac Christensen · 10 years ago
  48. b3f08c6 cmos: Rename the CMOS related functions. by Gabe Black · 10 years ago
  49. f0aaa29 baytrail: Move HDA verb table to Intel SOC common directory by Duncan Laurie · 10 years ago
  50. d8c4f2b baytrail: Move MRC cache code to a common directory by Duncan Laurie · 10 years ago
  51. 3511023 baytrail/rambi: S3 support and other updates by Kein Yuan · 11 years ago
  52. 1729cd8 x86 romstage: Move stack just below RAMTOP by Kyösti Mälkki · 10 years ago
  53. d05d0db haswell baytrail: Enable RELOCATABLE_RAMSTAGE by Kyösti Mälkki · 10 years ago
  54. bf9d6a8 baytrail: Add padding to the end of device_nvs to match ACPI by Scott Radcliffe · 10 years ago
  55. e87ee14 baytrail: update C0 microcode by Shawn Nematbakhsh · 10 years ago
  56. cd0f228 baytrail: add 80c microcode for C0 parts by Aaron Durbin · 11 years ago
  57. 4177db5 baytrail/rambi: spi, charger, and audio updates by Aaron Durbin · 11 years ago
  58. 51d787a rambi/baytrail: ACPI, GPIO, audio, misc updates by Shawn Nematbakhsh · 11 years ago
  59. 7d7eedd soc/intel/baytrail/Kconfig: Remove empty line at top file by Paul Menzel · 10 years ago
  60. f1d6e7e Move baytrail-specific config to baytrail. by Vladimir Serbinenko · 10 years ago
  61. 53847a2 src/.../Kconfig: various small fixes to texts by Daniele Forsi · 10 years ago
  62. 398bb14 soc,ASL: Trivial - drop trailing blank lines at EOF by Edward O'Callaghan · 10 years ago
  63. 1110495 SPI: Split writes using spi_crop_chunk() by Kyösti Mälkki · 10 years ago
  64. 730e3b0 soc: Trivial - drop trailing blank lines at EOF by Edward O'Callaghan · 10 years ago
  65. 93d9f92 spi: Change spi_xfer to work in units of bytes instead of bits. by Gabe Black · 10 years ago
  66. 1e18735 spi: Remove unused parameters from spi_flash_probe and setup_spi_slave. by Gabe Black · 10 years ago
  67. c3ed886 intel boards: Use acpi_is_wakeup_s3() by Kyösti Mälkki · 10 years ago
  68. a0b4a8d ACPI: Remove CBMEM TOC from GNVS by Kyösti Mälkki · 10 years ago
  69. 58f73a6 build: separate CPPFLAGS from CFLAGS by Patrick Georgi · 10 years ago
  70. 98f49d2 build: CPPFLAGS is more common than INCLUDES by Patrick Georgi · 10 years ago
  71. 9fd7c0f baytrail: Add SOC thermal settings by Duncan Laurie · 11 years ago
  72. c6313db baytrail: Enable PCIe common clock and ASPM by Duncan Laurie · 11 years ago
  73. 3549462 baytrail: enable graphics turbo by Aaron Durbin · 11 years ago
  74. 59d1d87 baytrail: use CPU_INTEL_TURBO_NOT_PACKAGE_SCOPED by Aaron Durbin · 11 years ago
  75. 3f94a74 baytrail: Add ACPI Device for XHCI by Duncan Laurie · 11 years ago
  76. b013fff baytrail: nvm: use proper types for checking erase by Aaron Durbin · 11 years ago
  77. 931e590 baytrail: mrc_cache: check region erased before erasing by Aaron Durbin · 11 years ago
  78. 580b1ad baytrail: add C0 microcode update by Aaron Durbin · 11 years ago
  79. 107b71c baytrail: reboot with EC in S0 with no MRC cache and EC in RW by Aaron Durbin · 11 years ago
  80. b376ea6 baytrail: dptf: Add disable trip point methods by Duncan Laurie · 11 years ago
  81. a36d60a baytrail: Updates for DPTF ACPI framework by Duncan Laurie · 11 years ago
  82. 766482d baytrail: don't SMI on tco timer firing by Aaron Durbin · 11 years ago
  83. 19edc3a baytrail: clear the pmc wake status registers by Aaron Durbin · 11 years ago
  84. 8f31ecf baytrail: log reset, power, and wake events in elog by Aaron Durbin · 11 years ago
  85. 00bf3db baytrail: snapshot power state in romstage by Aaron Durbin · 11 years ago
  86. 1ea9bde baytrail: add cpuid for C0 by Aaron Durbin · 11 years ago
  87. 0039319 baytrail: align with intel recommendations by Aaron Durbin · 11 years ago
  88. 7f17759 baytrail: add way to load reference code from vboot area by Aaron Durbin · 11 years ago
  89. 2e65796 baytrail: Expose IOSF as ACPI object by Duncan Laurie · 11 years ago
  90. c29d6b8 baytrail: Put devices in ACPI mode after setup by Duncan Laurie · 11 years ago
  91. d82cade baytrail: Add header include wrapper and offset define by Duncan Laurie · 11 years ago
  92. 63fcb4a baytrail: cache reference code for S3 resume by Aaron Durbin · 11 years ago
  93. ce727e1 baytrail: allow ramstage_cache_location() usage in ramstage by Aaron Durbin · 11 years ago
  94. 7d34c60 baytrail: note S3 resume status earlier by Aaron Durbin · 11 years ago
  95. 616f394 baytrail: utilize reg_script_run_on_dev() by Aaron Durbin · 11 years ago
  96. cffe795 baytrail: initialize perf/power registers by Aaron Durbin · 11 years ago
  97. bc5b557 baytrail: add more iosf access functions by Aaron Durbin · 11 years ago
  98. 5cc3b40 baytrail: remove verbosity in iosf by Aaron Durbin · 11 years ago
  99. 430bf0d baytrail: Add support for LPSS and SCC devices in ACPI mode by Duncan Laurie · 11 years ago
  100. ad8d913 baytrail: Basic DPTF framework by Duncan Laurie · 11 years ago