Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 3332f33009c41f36b6db9d691eb3ea506ea2e4e4 / src / soc / intel / baytrail
  1. 4a45ec4 x86: Drop -Wa,--divide by Stefan Reinauer · 9 years ago
  2. c407cb9 Move baytrail & fsp_baytrail to the common IFD interface. by Martin Roth · 9 years ago
  3. c4dd3e0 Kconfig: Get rid of obsolete symbols by Martin Roth · 9 years ago
  4. 026e4dc Kconfig: Move CBFS_SIZE into Mainboard menu by Martin Roth · 9 years ago
  5. 42e6856 stage_cache: use cbmem init hooks by Aaron Durbin · 9 years ago
  6. 41607a4 cbmem: add indicator to hooks if cbmem is being recovered by Aaron Durbin · 9 years ago
  7. 4fbac46 cbmem: Unify CBMEM init tasks with CBMEM_INIT_HOOK() API by Kyösti Mälkki · 10 years ago
  8. 5264862 Remove empty lines at end of file by Elyes HAOUAS · 9 years ago
  9. 5eea458 device_ops: add device_t argument to acpi_fill_ssdt_generator by Alexander Couzens · 9 years ago
  10. a90dad1 device_ops: add device_t argument to acpi_inject_dsdt_generator by Alexander Couzens · 9 years ago
  11. 580e722 devicetree: Change scan_bus() prototype in device ops by Kyösti Mälkki · 9 years ago
  12. d0e212c devicetree: Discriminate device ops scan_bus() by Kyösti Mälkki · 10 years ago
  13. ac12c66c assets: abstract away the firmware assets used for booting by Aaron Durbin · 9 years ago
  14. 899d13d cbfs: new API and better program loading by Aaron Durbin · 9 years ago
  15. 4bddb75 chromeos: always enable timestamps by Stefan Reinauer · 9 years ago
  16. 44cbe10 smm: Merge configs SMM_MODULES and SMM_TSEG by Vladimir Serbinenko · 9 years ago
  17. 0e90dae Move TPM code out of chromeos by Vladimir Serbinenko · 9 years ago
  18. 83f81ca acpi: Remove monolithic ACPI by Vladimir Serbinenko · 10 years ago
  19. 7fb149d baytrail: Switch to per-device ACPI by Vladimir Serbinenko · 10 years ago
  20. b890a12 Remove address from GPLv2 headers by Patrick Georgi · 9 years ago
  21. 797ca1b baytrail: broadwell: correct refcode loading by Aaron Durbin · 9 years ago
  22. 26e24cc 3rdparty: move to 3rdparty/blobs by Patrick Georgi · 9 years ago
  23. f4f0287 3rdparty: Move to blobs by Patrick Georgi · 9 years ago
  24. 2eaa0d4 intel: Correct MMIO related ACPI table settings by Dave Frodin · 9 years ago
  25. 9616f3c kbuild: Don't require intel/common changes for every soc by Stefan Reinauer · 9 years ago
  26. aae53ab kbuild: automatically include SOCs by Stefan Reinauer · 9 years ago
  27. bd74a4b coreboot: common stage cache by Aaron Durbin · 10 years ago
  28. 195a3f7 soc/baytrail: Use microcode from the blobs repository by Marc Jones · 9 years ago
  29. bae8608 baytrail: correct NC pin to GPO pin according to BYT platform design guide by Kane Chen · 10 years ago
  30. ba9b7bf baytrail: add code for supporting 2x ddr refresh rate by Kane Chen · 10 years ago
  31. 5c8d43e baytrail: fix the coding error on PCIe L1 exit latency by Kevin L Lee · 10 years ago
  32. d946f5e Baytrail: Prior to PCI scan, wait for LCTL to be active in 50 ms by Kevin Hsieh · 10 years ago
  33. 9afc5c0 baytrail: Switch from ACPI mode to PCI mode for legacy support by Marc Jones · 10 years ago
  34. 18ea2d3 baytrail: Change all SoC headers to <soc/headername.h> system by Julius Werner · 10 years ago
  35. d3b40bf baytrail: Fix hdmi audio choppy issue by Kein Yuan · 11 years ago
  36. 2088571 baytrail: reinitialize spi controller in SMM finalization by Aaron Durbin · 11 years ago
  37. 97acc5e Baytrail: Fix no_dev_behind_port not executed for RP1/2/3. by Kenji Chen · 10 years ago
  38. 460703b rmodule: use struct prog while loading rmodules by Aaron Durbin · 9 years ago
  39. c9bf446 baytrail: Change USB3 PLL VCO and iCLK PLL current on BYT-M/D CPU by Kein Yuan · 10 years ago
  40. e237f5a Baytrail: Change PCIe root disable algorithm by Kenji Chen · 10 years ago
  41. 6ecaf65 Baytrail: add _PRT to each PCIe root port device by Ted Kuo · 10 years ago
  42. a30f7e6 cbfs: correct types used for accessing files by Aaron Durbin · 9 years ago
  43. 43b7db7 baytrail: fix HAVE_REFCODE_BLOB build errors by Aaron Durbin · 9 years ago
  44. 72a8e5e Update hex values to CBFS binary name types in Makefiles by Martin Roth · 9 years ago
  45. 9ef9d85 bootstate: use structure pointers for scheduling callbacks by Aaron Durbin · 9 years ago
  46. 9e94dbf ACPI: Get S3 resume state from romstage_handoff by Kyösti Mälkki · 10 years ago
  47. 2c4aab3 coreboot: fix munged license text by Aaron Durbin · 10 years ago
  48. 21a5309 soc/intel/baytrail/Kconfig: Remove explicit `HAVE_MONOTONIC_TIMER` by Paul Menzel · 10 years ago
  49. 033bb4b acpi: Generate valid ACPI processor objects by Timothy Pearson · 10 years ago
  50. bde6d30 x86: Change MMIO addr in readN(addr)/writeN(addr, val) to pointer by Kevin Paul Herbert · 10 years ago
  51. ae98e83 CBMEM: Always use DYNAMIC_CBMEM by Kyösti Mälkki · 10 years ago
  52. f1e3c76 CBMEM: Do not use get_top_of_ram() with DYNAMIC_CBMEM by Kyösti Mälkki · 10 years ago
  53. 77b1655 vboot2: add verstage by Stefan Reinauer · 10 years ago
  54. 374f27b baytrail: there is a chance that USBPHY_COMPBG is set to 0 by Kane Chen · 10 years ago
  55. 314c4c3 baytrail: use the setting in devicetree.cb to config USBPHY_COMPBG by Kane Chen · 10 years ago
  56. 4175927 baytrail broadwell: Use timestamps internal stash by Kyösti Mälkki · 10 years ago
  57. 3a6550d timestamps: Switch from tsc_t to uint64_t by Stefan Reinauer · 11 years ago
  58. d816a02 baytrail: add more gpio init macros by Kane Chen · 10 years ago
  59. 1a3675e baytrail: Add defines and functions for GPNCORE by Kein Yuan · 10 years ago
  60. 4851bf2 intel baytrail broadwell: Include microcode updates by Kyösti Mälkki · 10 years ago
  61. 002178a baytrail SOCs: Add missing comma in gpio.h by Martin Roth · 10 years ago
  62. 59e209a baytrail: initialize backlight PWM frequency by Aaron Durbin · 10 years ago
  63. f2612a1 x86: Initialize SPI controller explicitly during PCH init by David Hendricks · 10 years ago
  64. ec9293f spi: Eliminate the spi_cs_activate and spi_cs_deactivate functions. by Gabe Black · 10 years ago
  65. 87f3b4e spi: Remove the spi_set_speed and spi_cs_is_valid functions. by Gabe Black · 10 years ago
  66. 99a3bba intel/baytrail: Spelling fixes by Martin Roth · 10 years ago
  67. 546953c Replace hlt with halt() by Patrick Georgi · 10 years ago
  68. bd79c5e Replace hlt() loops with halt() by Patrick Georgi · 10 years ago
  69. 609d22f intel: Remove IRQ1 from possible PIRQ assignemnt. by Vladimir Serbinenko · 10 years ago
  70. 04f68c1 baytrail: fix range check by Patrick Georgi · 10 years ago
  71. 0a1699e intel: use crosscompiler readelf, instead of global by Patrick Georgi · 10 years ago
  72. 48b6b97 src: Too many terminators ';;' at end of stmts, stop Skynet by Edward O'Callaghan · 10 years ago
  73. 0625a8b {cpu,soc}: Use DEVICE_NOOP macro over dummy symbol by Edward O'Callaghan · 10 years ago
  74. dd20d5d baytrail: Remove unused devicetree fields by Shawn Nematbakhsh · 10 years ago
  75. b959079 baytrail: gfx: Don't configure hotplug + backlight registers by Shawn Nematbakhsh · 10 years ago
  76. 787809e Baytrail/dptf: Always return 0 in TCPU._PPC by Kein Yuan · 10 years ago
  77. 1131889 baytrail: handle MRC being an ELF file by Aaron Durbin · 10 years ago
  78. 31ac9e3 baytrail: Configure MSR for 2-core and 4-core P-state configutation by Duncan Laurie · 10 years ago
  79. 89f5292 baytrail: move cache-as-ram base address to 0xfe000000 by Aaron Durbin · 10 years ago
  80. 565d409 baytrail: romstage: Add function to check SW WP status for vboot by Shawn Nematbakhsh · 10 years ago
  81. d2044cc reg_script: default to n for ARCH_X86 by Isaac Christensen · 10 years ago
  82. b3f08c6 cmos: Rename the CMOS related functions. by Gabe Black · 10 years ago
  83. f0aaa29 baytrail: Move HDA verb table to Intel SOC common directory by Duncan Laurie · 10 years ago
  84. d8c4f2b baytrail: Move MRC cache code to a common directory by Duncan Laurie · 10 years ago
  85. 3511023 baytrail/rambi: S3 support and other updates by Kein Yuan · 11 years ago
  86. 1729cd8 x86 romstage: Move stack just below RAMTOP by Kyösti Mälkki · 10 years ago
  87. d05d0db haswell baytrail: Enable RELOCATABLE_RAMSTAGE by Kyösti Mälkki · 10 years ago
  88. bf9d6a8 baytrail: Add padding to the end of device_nvs to match ACPI by Scott Radcliffe · 10 years ago
  89. e87ee14 baytrail: update C0 microcode by Shawn Nematbakhsh · 10 years ago
  90. cd0f228 baytrail: add 80c microcode for C0 parts by Aaron Durbin · 11 years ago
  91. 4177db5 baytrail/rambi: spi, charger, and audio updates by Aaron Durbin · 11 years ago
  92. 51d787a rambi/baytrail: ACPI, GPIO, audio, misc updates by Shawn Nematbakhsh · 11 years ago
  93. 7d7eedd soc/intel/baytrail/Kconfig: Remove empty line at top file by Paul Menzel · 10 years ago
  94. f1d6e7e Move baytrail-specific config to baytrail. by Vladimir Serbinenko · 10 years ago
  95. 53847a2 src/.../Kconfig: various small fixes to texts by Daniele Forsi · 10 years ago
  96. 398bb14 soc,ASL: Trivial - drop trailing blank lines at EOF by Edward O'Callaghan · 10 years ago
  97. 1110495 SPI: Split writes using spi_crop_chunk() by Kyösti Mälkki · 10 years ago
  98. 730e3b0 soc: Trivial - drop trailing blank lines at EOF by Edward O'Callaghan · 10 years ago
  99. 93d9f92 spi: Change spi_xfer to work in units of bytes instead of bits. by Gabe Black · 10 years ago
  100. 1e18735 spi: Remove unused parameters from spi_flash_probe and setup_spi_slave. by Gabe Black · 10 years ago