Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
22710a66ac8f01fc4556bb1eaaa50c30352881df
/
src
/
cpu
a422ffc
cpu/amd/family_10h-family_15h: transition away from device_t
by Antonello Dettori
· 8 years ago
8453c4f
cpu/x86: Move fls() and fms() to mtrr.h
by Rizwan Qureshi
· 8 years ago
3eb65ec
Kconfig: Add option for microcode filenames
by Martin Roth
· 8 years ago
2765a89
src/cpu: Improve code formatting
by Elyes HAOUAS
· 8 years ago
cbe7464c
src/cpu: Add required space before opening parenthesis '('
by Elyes HAOUAS
· 8 years ago
7c8d74c
src/cpu: Remove unnecessary whitespace before "\n"
by Elyes HAOUAS
· 8 years ago
d6e9686
src/cpu: Capitalize CPU, APIC and IOAPIC typo fix
by Elyes HAOUAS
· 8 years ago
08e842c
Kconfig: rename BOOT_MEDIA_SPI_BUS to BOOT_DEVICE_SPI_FLASH_BUS
by Aaron Durbin
· 8 years ago
4a36c4e
Kconfig: lay groundwork for not assuming SPI flash boot device
by Aaron Durbin
· 8 years ago
289f057
cpu/ti/am355x: Fix array overrun
by Paul Menzel
· 8 years ago
0cd338e
Remove non-ascii & unprintable characters
by Martin Roth
· 8 years ago
d82be92
src/cpu: Capitalize CPU
by Elyes HAOUAS
· 8 years ago
585d1a0
src/cpu: Capitalize ROM and RAM
by Elyes HAOUAS
· 8 years ago
ae738ac
cpu/x86: Support CPUs without rdmsr/wrmsr instructions
by Lee Leahy
· 8 years ago
dc4820b
intel car: Use MTRR WRPROT type for XIP cache
by Kyösti Mälkki
· 8 years ago
9551bed
intel sandy/ivy: Redefine DCACHE_RAM_SIZE and DCACHE_RAM_MRC_VAR_SIZE
by Kyösti Mälkki
· 8 years ago
e9a9c6a
intel/haswell: Remove useless MTRR clear
by Kyösti Mälkki
· 8 years ago
3f22abb
intel/haswell post-car: Minor fix on MTRR setting
by Kyösti Mälkki
· 8 years ago
b37d01d3
intel/haswell: Add asmlinkage for romstage_after_car()
by Kyösti Mälkki
· 8 years ago
a38677b
cpu/x86/mtrr: correct variable MTRR calculation around 1MiB boundary
by Aaron Durbin
· 8 years ago
8a2f167
intel car: Unify postcodes
by Kyösti Mälkki
· 8 years ago
eb61ea8
intel car: Unify whitespace and comment fixes
by Kyösti Mälkki
· 8 years ago
9ec6914
intel car: Remove guard on XIP_ROM_SIZE
by Kyösti Mälkki
· 8 years ago
a27fba6
intel model_106cx: Include CAR from socket directory
by Kyösti Mälkki
· 8 years ago
a877b74
AMD k8 fam10: Fix CAR GLOBALS late in romstage
by Kyösti Mälkki
· 8 years ago
cbb23af
AMD binaryPI: Use common romstage ram stack
by Kyösti Mälkki
· 8 years ago
f32d5b8
AMD binaryPI: Split romstage ram stack
by Kyösti Mälkki
· 8 years ago
bd274e1
AMD binaryPI: Use common ACPI S3 recovery
by Kyösti Mälkki
· 8 years ago
bce9bbd
AGESA: Use common romstage ram stack
by Kyösti Mälkki
· 8 years ago
a2a7e98
AGESA: Use common ACPI S3 recovery
by Kyösti Mälkki
· 8 years ago
e5c00a5
intel post-car: Consolidate choose_top_of_stack()
by Kyösti Mälkki
· 8 years ago
70cd543
AMD k8 fam10: Drop excessive spinlock initialization
by Kyösti Mälkki
· 8 years ago
d113190
AMD k8 fam10: Fix romstage handoff
by Kyösti Mälkki
· 8 years ago
c30bfca
AMD k8 fam10: Refactor S3 recovery
by Kyösti Mälkki
· 8 years ago
1891bfd
intel/haswell: No need for ACPI S3 resume backup
by Kyösti Mälkki
· 8 years ago
65e8f64
intel romstage: Use run_ramstage()
by Kyösti Mälkki
· 8 years ago
e5f48d2
region: Add writeat and eraseat support
by Antonello Dettori
· 8 years ago
cf0e60f
ACPI S3: Add common recovery code
by Kyösti Mälkki
· 8 years ago
a16cd9c
ACPI S3: Move SMP trampoline recovery
by Kyösti Mälkki
· 8 years ago
65cc526
Ignore RAMTOP for MTRRs
by Kyösti Mälkki
· 8 years ago
75d139b
intel/model_206ax: Prepare for dynamic CONFIG_RAMTOP
by Kyösti Mälkki
· 8 years ago
8431fcb
intel/model_2065x: Prepare for dynamic CONFIG_RAMTOP
by Kyösti Mälkki
· 8 years ago
b4f827d
intel cache-as-ram: Fix comment about MTRRs
by Kyösti Mälkki
· 8 years ago
15fa992
intel/model_6ex: Prepare for dynamic CONFIG_RAMTOP
by Kyösti Mälkki
· 8 years ago
408d392
intel/car/cache_as_ram_ht.inc: Prepare for dynamic CONFIG_RAMTOP
by Kyösti Mälkki
· 8 years ago
07921540d
intel/car/cache_as_ram.inc: Prepare for dynamic CONFIG_RAMTOP
by Kyösti Mälkki
· 8 years ago
4089a17
amd/fam_10h-fam_15h: allow building without microcode updates
by Arthur Heymans
· 8 years ago
e6bab8f
amd/geode: Fix comment about ACPI S3
by Kyösti Mälkki
· 8 years ago
d71cfd2
VIA C7 NANO: Fix early MTRR setting
by Kyösti Mälkki
· 8 years ago
e325b22
intel: Fix romstage main() with asmlinkage
by Kyösti Mälkki
· 8 years ago
831a7ef
intel/cache_as_ram_ht.inc: Fix include
by Kyösti Mälkki
· 8 years ago
9d2762c
intel cache_as_ram: Fix typo in comment
by Kyösti Mälkki
· 8 years ago
d72cc41
intel/model_206ax: Move platform specific defines
by Kyösti Mälkki
· 8 years ago
a969ed3
Move definitions of HIGH_MEMORY_SAVE
by Kyösti Mälkki
· 8 years ago
465eff6
Fix some cbmem.h includes
by Kyösti Mälkki
· 8 years ago
08311f5
AGESA vendorcode: Build a common amdlib
by Kyösti Mälkki
· 8 years ago
4bab6e7
intel/sch: Merge northbridge and southbridge in src/soc
by Stefan Reinauer
· 8 years ago
898c47c
AGESA f12: Build as libagesa.a
by Kyösti Mälkki
· 8 years ago
788e736
AGESA f16kb: Build as libagesa.a
by Kyösti Mälkki
· 8 years ago
6ec72c9
drivers/uart: Use uart_platform_refclk for all UART models
by Lee Leahy
· 8 years ago
ef10529
cpu/x86: don't treat all chipsets the same regarding XIP_ROM_SIZE
by Aaron Durbin
· 8 years ago
6366d92
{cpu,soc}/intel: remove unused smm_init() function
by Aaron Durbin
· 8 years ago
770d7c7
cpu/x86/mp_init: reduce exposure of internal implementation
by Aaron Durbin
· 8 years ago
463af33
cpu/intel/haswell: convert to using common MP and SMM init
by Aaron Durbin
· 8 years ago
8250192
cpu/x86: combine multiprocessor and SMM initialization
by Aaron Durbin
· 8 years ago
d87c7bc
cpu/x86: remove BACKUP_DEFAULT_SMM_REGION option
by Aaron Durbin
· 8 years ago
a41e030
cpu/x86/smm_module_loader: always build with SMM module support
by Aaron Durbin
· 8 years ago
0e55632
cpu/x86/mp_init: remove unused callback arguments
by Aaron Durbin
· 8 years ago
0c85b7f
soc/intel/apollolake: Add cache for BIOS ROM
by Andrey Petrov
· 8 years ago
064a501
cpu/x86/tsc: Compile TSC timer for postcar as well
by Andrey Petrov
· 8 years ago
b8671ea
cpu/x86/tsc: remove conditional compilation
by Aaron Durbin
· 8 years ago
01dfdc5
cpu/x86/tsc: compile same code for all stages
by Aaron Durbin
· 8 years ago
711bfa9
cpu/x86/tsc: prepare for CAR_GLOBAL in delay_tsc.c
by Aaron Durbin
· 8 years ago
6f3a55a
src/cpu/x86: remove TSC_CALIBRATE_WITH_IO
by Aaron Durbin
· 8 years ago
eee6a7f
am335x: Add some code for manipulating GPIOs
by Gabe Black
· 11 years ago
8f251d9
am335x: Add data structures for the clock module registers
by Gabe Black
· 11 years ago
e35db2c
src/: Fix lint style-labels warnings
by Martin Roth
· 8 years ago
7f8afe0
arch/x86: introduce postcar stage/phase
by Aaron Durbin
· 8 years ago
331ac1b
mtrr: Define a function for obtaining free var mtrr
by Furquan Shaikh
· 8 years ago
b4e5c5eb
cpu/x86: compile earlymtrr.c code for romstage as well
by Andrey Petrov
· 8 years ago
5fa5da1
cpu/x86/mtrr: remove early_mtrr_* functions
by Aaron Durbin
· 8 years ago
264bf0b
cpu/x86/mtrr: move cache_ramstage() to its only user
by Aaron Durbin
· 8 years ago
7e3903b
cpu/via/c7: Don't manually include udelay_io.c
by Stefan Reinauer
· 8 years ago
3d840d0
northbridge/intel/i440bx: Unify UDELAY selection
by Stefan Reinauer
· 8 years ago
2a08137
x86 chipsets: utilize x86_setup_mtrrs_with_detect()
by Aaron Durbin
· 8 years ago
41aa8bc
Kconfig: Remove unneeded UDELAY_IO redeclaration
by Stefan Reinauer
· 8 years ago
e63be89
cpu/x86/mtrr: add helper function to detect variable MTRRs
by Aaron Durbin
· 8 years ago
9d5e36e
cpu/x86: Sort some Kconfig options
by Stefan Reinauer
· 9 years ago
dd56de9
arch/x86: document CAR symbols and expose them in symbols.h
by Andrey Petrov
· 8 years ago
8198c67
arch/x86: always use _start as entry symbol for all stages
by Aaron Durbin
· 8 years ago
4330a9c
arch/x86: rename reset_vector -> _start
by Aaron Durbin
· 8 years ago
f8468d4
cpu/x86/16bit: rename _start -> _start16bit
by Aaron Durbin
· 8 years ago
0fd068b
cpu/x86/16bit/reset16: mark reset vector executable
by Aaron Durbin
· 8 years ago
998d856
cpu/x86/16bit/reset16: remove stale 32-bit jump
by Aaron Durbin
· 8 years ago
0e92bb0
tree wide: Convert "if (CONFIG_.*_TPM.*)" to "if (IS_ENABLED(...))"
by Denis 'GNUtoo' Carikli
· 8 years ago
55fdfca
cpu/qemu-power8: don't enable it for qemu-x86
by Patrick Georgi
· 8 years ago
deba4e8
power8: qemu "cpu"
by Ronald G. Minnich
· 9 years ago
ffc31d0
cpu/amd: Add socket FM2
by Damien Zammit
· 9 years ago
bedbd67
cpu/amd: Update/Add license headers
by Damien Roth
· 9 years ago
07a196e
CPU/intel: Add missing license headers
by Damien Roth
· 9 years ago
Next »