Lijian Zhao | ac87a98 | 2017-08-28 17:46:55 -0700 | [diff] [blame] | 1 | /* |
| 2 | * This file is part of the coreboot project. |
| 3 | * |
| 4 | * Copyright (C) 2008-2009 coresystems GmbH |
| 5 | * Copyright (C) 2014 Google Inc. |
Lijian Zhao | c3e75b4 | 2019-01-15 17:37:50 -0800 | [diff] [blame] | 6 | * Copyright (C) 2017-2019 Intel Corporation. |
Lijian Zhao | ac87a98 | 2017-08-28 17:46:55 -0700 | [diff] [blame] | 7 | * |
| 8 | * This program is free software; you can redistribute it and/or modify |
| 9 | * it under the terms of the GNU General Public License as published by |
| 10 | * the Free Software Foundation; version 2 of the License. |
| 11 | * |
| 12 | * This program is distributed in the hope that it will be useful, |
| 13 | * but WITHOUT ANY WARRANTY; without even the implied warranty of |
| 14 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
| 15 | * GNU General Public License for more details. |
| 16 | */ |
| 17 | |
Subrata Banik | 0baad61 | 2017-11-23 13:58:34 +0530 | [diff] [blame] | 18 | #include <bootstate.h> |
Lijian Zhao | ac87a98 | 2017-08-28 17:46:55 -0700 | [diff] [blame] | 19 | #include <console/console.h> |
Kyösti Mälkki | 13f6650 | 2019-03-03 08:01:05 +0200 | [diff] [blame] | 20 | #include <device/mmio.h> |
Lijian Zhao | ac87a98 | 2017-08-28 17:46:55 -0700 | [diff] [blame] | 21 | #include <device/device.h> |
Patrick Rudolph | e56189c | 2018-04-18 10:11:59 +0200 | [diff] [blame] | 22 | #include <device/pci_ops.h> |
Subrata Banik | 0baad61 | 2017-11-23 13:58:34 +0530 | [diff] [blame] | 23 | #include <intelblocks/pmc.h> |
Lijian Zhao | ac87a98 | 2017-08-28 17:46:55 -0700 | [diff] [blame] | 24 | #include <intelblocks/pmclib.h> |
| 25 | #include <intelblocks/rtc.h> |
Lijian Zhao | ac87a98 | 2017-08-28 17:46:55 -0700 | [diff] [blame] | 26 | #include <soc/pci_devs.h> |
| 27 | #include <soc/pm.h> |
Lijian Zhao | ac87a98 | 2017-08-28 17:46:55 -0700 | [diff] [blame] | 28 | |
Elyes HAOUAS | c338507 | 2019-03-21 15:38:06 +0100 | [diff] [blame^] | 29 | #include "chip.h" |
| 30 | |
Subrata Banik | 33cd28e | 2017-12-19 12:33:59 +0530 | [diff] [blame] | 31 | /* |
| 32 | * Set which power state system will be after reapplying |
| 33 | * the power (from G3 State) |
| 34 | */ |
Duncan Laurie | 26bc328 | 2019-01-23 14:58:23 -0800 | [diff] [blame] | 35 | void pmc_set_afterg3(struct device *dev, int s5pwr) |
Subrata Banik | 33cd28e | 2017-12-19 12:33:59 +0530 | [diff] [blame] | 36 | { |
| 37 | uint8_t reg8; |
Lijian Zhao | c3e75b4 | 2019-01-15 17:37:50 -0800 | [diff] [blame] | 38 | uint8_t *pmcbase = pmc_mmio_regs(); |
Subrata Banik | 33cd28e | 2017-12-19 12:33:59 +0530 | [diff] [blame] | 39 | |
Lijian Zhao | c3e75b4 | 2019-01-15 17:37:50 -0800 | [diff] [blame] | 40 | reg8 = read8(pmcbase + GEN_PMCON_A); |
Subrata Banik | 33cd28e | 2017-12-19 12:33:59 +0530 | [diff] [blame] | 41 | |
| 42 | switch (s5pwr) { |
| 43 | case MAINBOARD_POWER_STATE_OFF: |
| 44 | reg8 |= 1; |
| 45 | break; |
| 46 | case MAINBOARD_POWER_STATE_ON: |
| 47 | reg8 &= ~1; |
| 48 | break; |
| 49 | case MAINBOARD_POWER_STATE_PREVIOUS: |
| 50 | default: |
| 51 | break; |
| 52 | } |
| 53 | |
Lijian Zhao | c3e75b4 | 2019-01-15 17:37:50 -0800 | [diff] [blame] | 54 | write8(pmcbase + GEN_PMCON_A, reg8); |
Subrata Banik | 33cd28e | 2017-12-19 12:33:59 +0530 | [diff] [blame] | 55 | } |
| 56 | |
| 57 | /* |
| 58 | * Set PMC register to know which state system should be after |
| 59 | * power reapplied |
| 60 | */ |
| 61 | void pmc_soc_restore_power_failure(void) |
| 62 | { |
Nico Huber | a70ed00 | 2018-11-17 23:43:24 +0100 | [diff] [blame] | 63 | pmc_set_afterg3(PCH_DEV_PMC, CONFIG_MAINBOARD_POWER_FAILURE_STATE); |
Subrata Banik | 33cd28e | 2017-12-19 12:33:59 +0530 | [diff] [blame] | 64 | } |
| 65 | |
Krzysztof Sywula | 42a66fb | 2019-03-13 16:48:56 -0700 | [diff] [blame] | 66 | static void pm1_enable_pwrbtn_smi(void *unused) |
| 67 | { |
| 68 | /* |
| 69 | * Enable power button SMI only before jumping to payload. This ensures |
| 70 | * that: |
| 71 | * 1. Power button SMI is enabled only after coreboot is done. |
| 72 | * 2. On resume path, power button SMI is not enabled and thus avoids |
| 73 | * any shutdowns because of power button presses due to power button |
| 74 | * press in resume path. |
| 75 | */ |
| 76 | pmc_update_pm1_enable(PWRBTN_EN); |
| 77 | } |
| 78 | |
| 79 | BOOT_STATE_INIT_ENTRY(BS_PAYLOAD_LOAD, BS_ON_EXIT, pm1_enable_pwrbtn_smi, NULL); |
| 80 | |
Lijian Zhao | ac87a98 | 2017-08-28 17:46:55 -0700 | [diff] [blame] | 81 | static void config_deep_sX(uint32_t offset, uint32_t mask, int sx, int enable) |
| 82 | { |
| 83 | uint32_t reg; |
| 84 | uint8_t *pmcbase = pmc_mmio_regs(); |
| 85 | |
| 86 | printk(BIOS_DEBUG, "%sabling Deep S%c\n", |
| 87 | enable ? "En" : "Dis", sx + '0'); |
| 88 | reg = read32(pmcbase + offset); |
| 89 | if (enable) |
| 90 | reg |= mask; |
| 91 | else |
| 92 | reg &= ~mask; |
| 93 | write32(pmcbase + offset, reg); |
| 94 | } |
| 95 | |
| 96 | static void config_deep_s5(int on_ac, int on_dc) |
| 97 | { |
| 98 | /* Treat S4 the same as S5. */ |
| 99 | config_deep_sX(S4_PWRGATE_POL, S4AC_GATE_SUS, 4, on_ac); |
| 100 | config_deep_sX(S4_PWRGATE_POL, S4DC_GATE_SUS, 4, on_dc); |
| 101 | config_deep_sX(S5_PWRGATE_POL, S5AC_GATE_SUS, 5, on_ac); |
| 102 | config_deep_sX(S5_PWRGATE_POL, S5DC_GATE_SUS, 5, on_dc); |
| 103 | } |
| 104 | |
| 105 | static void config_deep_s3(int on_ac, int on_dc) |
| 106 | { |
| 107 | config_deep_sX(S3_PWRGATE_POL, S3AC_GATE_SUS, 3, on_ac); |
| 108 | config_deep_sX(S3_PWRGATE_POL, S3DC_GATE_SUS, 3, on_dc); |
| 109 | } |
| 110 | |
| 111 | static void config_deep_sx(uint32_t deepsx_config) |
| 112 | { |
| 113 | uint32_t reg; |
| 114 | uint8_t *pmcbase = pmc_mmio_regs(); |
| 115 | |
| 116 | reg = read32(pmcbase + DSX_CFG); |
| 117 | reg &= ~DSX_CFG_MASK; |
| 118 | reg |= deepsx_config; |
| 119 | write32(pmcbase + DSX_CFG, reg); |
| 120 | } |
| 121 | |
Subrata Banik | 33cd28e | 2017-12-19 12:33:59 +0530 | [diff] [blame] | 122 | static void pch_power_options(struct device *dev) |
| 123 | { |
| 124 | const char *state; |
| 125 | |
Nico Huber | a70ed00 | 2018-11-17 23:43:24 +0100 | [diff] [blame] | 126 | const int pwr_on = CONFIG_MAINBOARD_POWER_FAILURE_STATE; |
Subrata Banik | 33cd28e | 2017-12-19 12:33:59 +0530 | [diff] [blame] | 127 | |
| 128 | /* |
| 129 | * Which state do we want to goto after g3 (power restored)? |
| 130 | * 0 == S5 Soft Off |
| 131 | * 1 == S0 Full On |
| 132 | * 2 == Keep Previous State |
| 133 | */ |
| 134 | switch (pwr_on) { |
| 135 | case MAINBOARD_POWER_STATE_OFF: |
| 136 | state = "off"; |
| 137 | break; |
| 138 | case MAINBOARD_POWER_STATE_ON: |
| 139 | state = "on"; |
| 140 | break; |
| 141 | case MAINBOARD_POWER_STATE_PREVIOUS: |
| 142 | state = "state keep"; |
| 143 | break; |
| 144 | default: |
| 145 | state = "undefined"; |
| 146 | } |
| 147 | pmc_set_afterg3(dev, pwr_on); |
| 148 | printk(BIOS_INFO, "Set power %s after power failure.\n", state); |
| 149 | |
| 150 | /* Set up GPE configuration. */ |
| 151 | pmc_gpe_init(); |
| 152 | } |
| 153 | |
Subrata Banik | 0baad61 | 2017-11-23 13:58:34 +0530 | [diff] [blame] | 154 | static void pmc_init(void *unused) |
Lijian Zhao | ac87a98 | 2017-08-28 17:46:55 -0700 | [diff] [blame] | 155 | { |
Elyes HAOUAS | 3c8b5d0 | 2018-05-27 16:57:24 +0200 | [diff] [blame] | 156 | struct device *dev = PCH_DEV_PMC; |
Lijian Zhao | ac87a98 | 2017-08-28 17:46:55 -0700 | [diff] [blame] | 157 | config_t *config = dev->chip_info; |
| 158 | |
| 159 | rtc_init(); |
| 160 | |
| 161 | /* Initialize power management */ |
Subrata Banik | 33cd28e | 2017-12-19 12:33:59 +0530 | [diff] [blame] | 162 | pch_power_options(dev); |
Lijian Zhao | ac87a98 | 2017-08-28 17:46:55 -0700 | [diff] [blame] | 163 | |
Lijian Zhao | ac87a98 | 2017-08-28 17:46:55 -0700 | [diff] [blame] | 164 | config_deep_s3(config->deep_s3_enable_ac, config->deep_s3_enable_dc); |
| 165 | config_deep_s5(config->deep_s5_enable_ac, config->deep_s5_enable_dc); |
| 166 | config_deep_sx(config->deep_sx_config); |
| 167 | } |
| 168 | |
Subrata Banik | 0baad61 | 2017-11-23 13:58:34 +0530 | [diff] [blame] | 169 | /* |
| 170 | * Initialize PMC controller. |
| 171 | * |
| 172 | * PMC controller gets hidden from PCI bus during FSP-Silicon init call. |
| 173 | * Hence PCI enumeration can't be used to initialize bus device and |
| 174 | * allocate resources. |
| 175 | */ |
| 176 | BOOT_STATE_INIT_ENTRY(BS_DEV_INIT_CHIPS, BS_ON_EXIT, pmc_init, NULL); |
Furquan Shaikh | ac8c60e | 2019-02-25 16:01:25 -0800 | [diff] [blame] | 177 | |
Furquan Shaikh | 67a489f | 2019-02-27 00:59:06 -0800 | [diff] [blame] | 178 | static void soc_acpi_mode_init(void *unused) |
Furquan Shaikh | ac8c60e | 2019-02-25 16:01:25 -0800 | [diff] [blame] | 179 | { |
| 180 | /* |
| 181 | * PMC initialization happens earlier for this SoC because FSP-Silicon |
| 182 | * init hides PMC from PCI bus. However, pmc_set_acpi_mode, which |
| 183 | * disables ACPI mode doesn't need to happen that early and can be |
Furquan Shaikh | 67a489f | 2019-02-27 00:59:06 -0800 | [diff] [blame] | 184 | * delayed till typical BS_DEV_INIT. This ensures that ACPI mode |
| 185 | * disabling happens the same way for all SoCs and hence the ordering of |
| 186 | * events is the same. |
Furquan Shaikh | ac8c60e | 2019-02-25 16:01:25 -0800 | [diff] [blame] | 187 | * |
| 188 | * This is important to ensure that the ordering does not break the |
| 189 | * assumptions of any other drivers (e.g. ChromeEC) which could be |
| 190 | * taking different actions based on disabling of ACPI (e.g. flushing of |
| 191 | * all EC hostevent bits). |
Furquan Shaikh | 67a489f | 2019-02-27 00:59:06 -0800 | [diff] [blame] | 192 | * |
| 193 | * P.S.: This cannot be done as part of pmc_soc_init as PMC device is |
| 194 | * hidden and hence the PMC driver never gets enumerated and so init is |
| 195 | * not called for it. |
Furquan Shaikh | ac8c60e | 2019-02-25 16:01:25 -0800 | [diff] [blame] | 196 | */ |
| 197 | pmc_set_acpi_mode(); |
| 198 | } |
Furquan Shaikh | 67a489f | 2019-02-27 00:59:06 -0800 | [diff] [blame] | 199 | |
| 200 | BOOT_STATE_INIT_ENTRY(BS_DEV_INIT, BS_ON_EXIT, soc_acpi_mode_init, NULL); |