Gitiles
Code Review Sign In
review.coreboot.org / coreboot / aff502e87ae57fa2dc09367d00f143b6befb9530 / . / src / mainboard / intel / strago / devicetree.cb
blob: 2bca939dfa4a15a1378cd2c804da2403e1982902 [file] [log] [blame]
Lee Leahy5cb9dda2015-05-01 10:34:54 -0700[diff] [blame]1chip soc/intel/braswell
2
3 ############################################################
4 # Set the parameters for MemoryInit
5 ############################################################
6
7 register "PcdMrcInitTsegSize" = "8" # SMM Region size in MiB
8
9 register "PcdMrcInitMmioSize" = "0x0800"
10 register "PcdMrcInitSpdAddr1" = "0xa0"
11 register "PcdMrcInitSpdAddr2" = "0xa2"
12 register "PcdIgdDvmt50PreAlloc" = "1"
13 register "PcdApertureSize" = "2"
14 register "PcdGttSize" = "1"
15 register "PcdDvfsEnable" = "0"
16
17 ############################################################
18 # Set the parameters for SiliconInit
19 ############################################################
20
21 register "PcdSdcardMode" = "PCH_ACPI_MODE"
22 register "PcdEnableHsuart0" = "0"
23 register "PcdEnableHsuart1" = "1"
24 register "PcdEnableAzalia" = "1"
25 register "PcdEnableXhci" = "1"
26 register "PcdEnableLpe" = "1"
27 register "PcdEnableDma0" = "1"
28 register "PcdEnableDma1" = "1"
29 register "PcdEnableI2C0" = "1"
30 register "PcdEnableI2C1" = "1"
Divagar Mohandass4f4c6e82015-09-21 11:51:07 +0530[diff] [blame]31 register "PcdEnableI2C2" = "0"
32 register "PcdEnableI2C3" = "0"
Lee Leahy5cb9dda2015-05-01 10:34:54 -0700[diff] [blame]33 register "PcdEnableI2C4" = "1"
34 register "PcdEnableI2C5" = "1"
Divagar Mohandass4f4c6e82015-09-21 11:51:07 +0530[diff] [blame]35 register "PcdEnableI2C6" = "0"
Lee Leahy5cb9dda2015-05-01 10:34:54 -0700[diff] [blame]36 register "PunitPwrConfigDisable" = "0" # Enable SVID
Kane Chen8ff43082015-10-26 15:11:53 +0800[diff] [blame]37 register "ChvSvidConfig" = "SVID_PMIC_CONFIG"
Lee Leahy5cb9dda2015-05-01 10:34:54 -0700[diff] [blame]38 register "PcdEmmcMode" = "PCH_ACPI_MODE"
39 register "PcdUsb3ClkSsc" = "1"
40 register "PcdDispClkSsc" = "1"
41 register "PcdSataClkSsc" = "1"
42 register "PcdEnableSata" = "0" # Disable SATA
43 register "Usb2Port0PerPortPeTxiSet" = "7"
44 register "Usb2Port0PerPortTxiSet" = "5"
45 register "Usb2Port0IUsbTxEmphasisEn" = "2"
46 register "Usb2Port0PerPortTxPeHalf" = "1"
47 register "Usb2Port1PerPortPeTxiSet" = "7"
48 register "Usb2Port1PerPortTxiSet" = "3"
49 register "Usb2Port1IUsbTxEmphasisEn" = "2"
50 register "Usb2Port1PerPortTxPeHalf" = "1"
51 register "Usb2Port2PerPortPeTxiSet" = "7"
52 register "Usb2Port2PerPortTxiSet" = "3"
53 register "Usb2Port2IUsbTxEmphasisEn" = "2"
54 register "Usb2Port2PerPortTxPeHalf" = "1"
55 register "Usb2Port3PerPortPeTxiSet" = "7"
56 register "Usb2Port3PerPortTxiSet" = "3"
57 register "Usb2Port3IUsbTxEmphasisEn" = "2"
58 register "Usb2Port3PerPortTxPeHalf" = "1"
59 register "Usb2Port4PerPortPeTxiSet" = "7"
60 register "Usb2Port4PerPortTxiSet" = "3"
61 register "Usb2Port4IUsbTxEmphasisEn" = "2"
62 register "Usb2Port4PerPortTxPeHalf" = "1"
63 register "Usb3Lane0Ow2tapgen2deemph3p5" = "0x3a"
64 register "Usb3Lane1Ow2tapgen2deemph3p5" = "0x64"
65 register "Usb3Lane2Ow2tapgen2deemph3p5" = "0x64"
66 register "Usb3Lane3Ow2tapgen2deemph3p5" = "0x3a"
67 register "PcdSataInterfaceSpeed" = "3"
68 register "PcdPchSsicEnable" = "1"
69 register "PcdRtcLock" = "0" # Disable RTC access locking to NVRAM
70 register "PMIC_I2CBus" = "0"
71 register "ISPEnable" = "0" # Disable IUNIT
72 register "ISPPciDevConfig" = "3"
73
74 # LPE audio codec settings
fdurairxaff502e2015-08-21 15:36:53 -0700[diff] [blame^]75 register "lpe_codec_clk_src" = "LPE_CLK_SRC_XTAL" # 19.2MHz clock
Lee Leahy5cb9dda2015-05-01 10:34:54 -0700[diff] [blame]76
77 # Enable devices in ACPI mode
78 register "lpss_acpi_mode" = "1"
79 register "emmc_acpi_mode" = "1"
80 register "sd_acpi_mode" = "1"
81 register "lpe_acpi_mode" = "1"
82
83 # Disable SLP_X stretching after SUS power well fail.
84 register "disable_slp_x_stretch_sus_fail" = "1"
85
86 # Allow PCIe devices to wake system from suspend
87 register "pcie_wake_enable" = "1"
88
89 device cpu_cluster 0 on
90 device lapic 0 on end
91 end
92 device domain 0 on
93 # EDS Table 24-4, Figure 24-5
94 device pci 00.0 on end # 8086 2280 - SoC transaction router
95 device pci 02.0 on end # 8086 22b0/22b1 - B1/C0 stepping Graphics and Display
Divagar Mohandass4f4c6e82015-09-21 11:51:07 +0530[diff] [blame]96 device pci 03.0 off end # 8086 22b8 - Camera and Image Processor
Lee Leahy5cb9dda2015-05-01 10:34:54 -0700[diff] [blame]97 device pci 0b.0 on end # 8086 22dc - ?
98 device pci 10.0 on end # 8086 2294 - MMC Port
99 device pci 11.0 off end # 8086 0F15 - SDIO Port
100 device pci 12.0 on end # 8086 0F16 - SD Port
101 device pci 13.0 off end # 8086 22a3 - Sata controller
102 device pci 14.0 on end # 8086 22b5 - USB XHCI - Only 1 USB controller at a time
103 device pci 15.0 on end # 8086 22a8 - LP Engine Audio
104 device pci 16.0 off end # 8086 22b7 - USB device
105 device pci 18.0 on end # 8086 22c0 - SIO - DMA
106 device pci 18.1 on end # 8086 22c1 - I2C Port 1
107 device pci 18.2 on end # 8086 22c2 - I2C Port 2
Divagar Mohandass4f4c6e82015-09-21 11:51:07 +0530[diff] [blame]108 device pci 18.3 off end # 8086 22c3 - I2C Port 3
109 device pci 18.4 off end # 8086 22c4 - I2C Port 4
Lee Leahy5cb9dda2015-05-01 10:34:54 -0700[diff] [blame]110 device pci 18.5 on end # 8086 22c5 - I2C Port 5
111 device pci 18.6 on end # 8086 22c6 - I2C Port 6
Divagar Mohandass4f4c6e82015-09-21 11:51:07 +0530[diff] [blame]112 device pci 18.7 off end # 8086 22c7 - I2C Port 7
113 device pci 1a.0 off end # 8086 0F18 - Trusted Execution Engine
Lee Leahy5cb9dda2015-05-01 10:34:54 -0700[diff] [blame]114 device pci 1b.0 on end # 8086 0F04 - HD Audio
115 device pci 1c.0 on end # 8086 0000 - PCIe Root Port 1
116 device pci 1c.1 on end # 8086 0000 - PCIe Root Port 2
117 device pci 1c.2 on end # 8086 0000 - PCIe Root Port 3
Divagar Mohandass4f4c6e82015-09-21 11:51:07 +0530[diff] [blame]118 device pci 1c.3 off end # 8086 0000 - PCIe Root Port 4
Lee Leahy5cb9dda2015-05-01 10:34:54 -0700[diff] [blame]119 device pci 1e.0 on end # 8086 2286 - SIO - DMA
120 device pci 1e.1 off end # 8086 0F08 - PWM 1
121 device pci 1e.2 off end # 8086 0F09 - PWM 2
122 device pci 1e.3 on end # 8086 228a - HSUART 1
Divagar Mohandass4f4c6e82015-09-21 11:51:07 +0530[diff] [blame]123 device pci 1e.4 off end # 8086 228c - HSUART 2
Lee Leahy5cb9dda2015-05-01 10:34:54 -0700[diff] [blame]124 device pci 1e.5 on end # 8086 228e - SPI 1
Divagar Mohandass4f4c6e82015-09-21 11:51:07 +0530[diff] [blame]125 device pci 1e.6 off end # 8086 2290 - SPI 2
126 device pci 1e.7 off end # 8086 22ac - SPI 3
Lee Leahy5cb9dda2015-05-01 10:34:54 -0700[diff] [blame]127 device pci 1f.0 on # 8086 229c - LPC bridge
128 chip drivers/pc80/tpm
129 # Rising edge interrupt
130 register "irq_polarity" = "2"
131 device pnp 0c31.0 on
132 irq 0x70 = 10
133 end
134 end
135 chip ec/google/chromeec
136 device pnp 0c09.0 on end
137 end
138 end # LPC Bridge
139 device pci 1f.3 off end # 8086 0F12 - SMBus 0
140 end
141end