Gitiles
Code Review Sign In
review.coreboot.org / coreboot / a50ced2eba20a007fa5b486c251c252ad09868cf / . / src / mainboard / pcengines / apu1 / Kconfig
blob: 5e927cc95e34f814e09194d04b10a77dc9ba405b [file] [log] [blame]
Kyösti Mälkkif09e6d42015-01-10 12:13:23 +0200[diff] [blame]1#
2# This file is part of the coreboot project.
3#
4# Copyright (C) 2011 Advanced Micro Devices, Inc.
Kyösti Mälkki8c190f32014-11-14 16:20:22 +0200[diff] [blame]5# Copyright (C) 2014 Kyösti Mälkki <kyosti.malkki@gmail.com>
Kyösti Mälkkif09e6d42015-01-10 12:13:23 +0200[diff] [blame]6#
7# This program is free software; you can redistribute it and/or modify
8# it under the terms of the GNU General Public License as published by
9# the Free Software Foundation; version 2 of the License.
10#
11# This program is distributed in the hope that it will be useful,
12# but WITHOUT ANY WARRANTY; without even the implied warranty of
13# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14# GNU General Public License for more details.
15#
Kyösti Mälkkif09e6d42015-01-10 12:13:23 +0200[diff] [blame]16
Kyösti Mälkki8c190f32014-11-14 16:20:22 +0200[diff] [blame]17if BOARD_PCENGINES_APU1
Kyösti Mälkkif09e6d42015-01-10 12:13:23 +0200[diff] [blame]18
19config BOARD_SPECIFIC_OPTIONS # dummy
20 def_bool y
21 select CPU_AMD_AGESA_FAMILY14
22 select NORTHBRIDGE_AMD_AGESA_FAMILY14
23 select SOUTHBRIDGE_AMD_CIMX_SB800
Kyösti Mälkki8c190f32014-11-14 16:20:22 +0200[diff] [blame]24 select SUPERIO_NUVOTON_NCT5104D
Kyösti Mälkkif09e6d42015-01-10 12:13:23 +0200[diff] [blame]25 select HAVE_PIRQ_TABLE
26 select HAVE_MP_TABLE
Kyösti Mälkkie1213d12015-05-26 18:43:02 +0300[diff] [blame]27 select HAVE_ACPI_RESUME
Kyösti Mälkkif09e6d42015-01-10 12:13:23 +0200[diff] [blame]28 select HAVE_ACPI_TABLES
Maxime de Roucy46731232015-09-27 15:45:35 +0200[diff] [blame]29 select HAVE_OPTION_TABLE
30 select HAVE_CMOS_DEFAULT
Kyösti Mälkki8c190f32014-11-14 16:20:22 +0200[diff] [blame]31 select BOARD_ROMSIZE_KB_2048
Kyösti Mälkkif09e6d42015-01-10 12:13:23 +0200[diff] [blame]32
33config MAINBOARD_DIR
34 string
Kyösti Mälkki8c190f32014-11-14 16:20:22 +0200[diff] [blame]35 default pcengines/apu1
Kyösti Mälkkif09e6d42015-01-10 12:13:23 +0200[diff] [blame]36
37config MAINBOARD_PART_NUMBER
38 string
Kyösti Mälkki8c190f32014-11-14 16:20:22 +0200[diff] [blame]39 default "APU1"
Kyösti Mälkkif09e6d42015-01-10 12:13:23 +0200[diff] [blame]40
41config HW_MEM_HOLE_SIZEK
42 hex
43 default 0x200000
44
45config MAX_CPUS
46 int
47 default 2
48
49config HW_MEM_HOLE_SIZE_AUTO_INC
50 bool
51 default n
52
53config IRQ_SLOT_COUNT
54 int
55 default 11
56
57config ONBOARD_VGA_IS_PRIMARY
58 bool
59 default y
60
61config VGA_BIOS
62 bool
63 default n
64
65#config VGA_BIOS_FILE
66# string "VGA BIOS path and filename"
67# depends on VGA_BIOS
68# default "rom/video/OntarioGenericVbios.bin"
69
70config VGA_BIOS_ID
71 string
72 default "1002,9802"
73
74config SB800_AHCI_ROM
75 bool
76 default n
77
78config DRIVERS_PS2_KEYBOARD
79 bool
80 default n
81
Kyösti Mälkki017c2152015-05-11 22:53:19 +0300[diff] [blame]82choice
83 prompt "J19 pins 1-10"
Kyösti Mälkki17163752016-05-27 13:07:50 +0300[diff] [blame]84 default APU1_PINMUX_OFF_C
Kyösti Mälkki017c2152015-05-11 22:53:19 +0300[diff] [blame]85
Kyösti Mälkki17163752016-05-27 13:07:50 +0300[diff] [blame]86config APU1_PINMUX_OFF_C
Kyösti Mälkki017c2152015-05-11 22:53:19 +0300[diff] [blame]87 bool "disable"
88
Kyösti Mälkki17163752016-05-27 13:07:50 +0300[diff] [blame]89config APU1_PINMUX_GPIO0
Kyösti Mälkki017c2152015-05-11 22:53:19 +0300[diff] [blame]90 bool "GPIO"
91
Kyösti Mälkki17163752016-05-27 13:07:50 +0300[diff] [blame]92config APU1_PINMUX_UART_C
Kyösti Mälkki017c2152015-05-11 22:53:19 +0300[diff] [blame]93 bool "UART 0x3e8"
94
95endchoice
96
Kyösti Mälkkie1c36ae2015-10-13 15:01:15 +0300[diff] [blame]97config UART_C_RS485
98 bool "UART C drives RTS# in RS485 mode" if APU1_PINMUX_UART_C
99
Kyösti Mälkki017c2152015-05-11 22:53:19 +0300[diff] [blame]100choice
101 prompt "J19 pins 11-20"
Kyösti Mälkki17163752016-05-27 13:07:50 +0300[diff] [blame]102 default APU1_PINMUX_OFF_D
Kyösti Mälkki017c2152015-05-11 22:53:19 +0300[diff] [blame]103
Kyösti Mälkki17163752016-05-27 13:07:50 +0300[diff] [blame]104config APU1_PINMUX_OFF_D
Kyösti Mälkki017c2152015-05-11 22:53:19 +0300[diff] [blame]105 bool "disable"
106
Kyösti Mälkki17163752016-05-27 13:07:50 +0300[diff] [blame]107config APU1_PINMUX_GPIO1
Kyösti Mälkki017c2152015-05-11 22:53:19 +0300[diff] [blame]108 bool "GPIO"
109
Kyösti Mälkki17163752016-05-27 13:07:50 +0300[diff] [blame]110config APU1_PINMUX_UART_D
Kyösti Mälkki017c2152015-05-11 22:53:19 +0300[diff] [blame]111 bool "UART 0x2e8"
112
113endchoice
114
Kyösti Mälkkie1c36ae2015-10-13 15:01:15 +0300[diff] [blame]115config UART_D_RS485
116 bool "UART D drives RTS# in RS485 mode" if APU1_PINMUX_UART_D
117
Patrick Georgi44a46a12017-01-28 13:12:09 +0100[diff] [blame]118config DIMM_SPD_SIZE
119 int
120 default 128
121
Kyösti Mälkki8c190f32014-11-14 16:20:22 +0200[diff] [blame]122endif # BOARD_PCENGINES_APU1