Gitiles
Code Review Sign In
review.coreboot.org / coreboot / e1213d16f38c7950b2c70dfccccbb8d9c08a0ee9 / . / src / mainboard / pcengines / apu1 / Kconfig
blob: b1b19c9b449c4e61d78c243eb9205755df2a0e6f [file] [log] [blame]
Kyösti Mälkkif09e6d42015-01-10 12:13:23 +0200[diff] [blame]1#
2# This file is part of the coreboot project.
3#
4# Copyright (C) 2011 Advanced Micro Devices, Inc.
Kyösti Mälkki8c190f32014-11-14 16:20:22 +0200[diff] [blame]5# Copyright (C) 2014 Kyösti Mälkki <kyosti.malkki@gmail.com>
Kyösti Mälkkif09e6d42015-01-10 12:13:23 +0200[diff] [blame]6#
7# This program is free software; you can redistribute it and/or modify
8# it under the terms of the GNU General Public License as published by
9# the Free Software Foundation; version 2 of the License.
10#
11# This program is distributed in the hope that it will be useful,
12# but WITHOUT ANY WARRANTY; without even the implied warranty of
13# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14# GNU General Public License for more details.
15#
16# You should have received a copy of the GNU General Public License
17# along with this program; if not, write to the Free Software
Patrick Georgib890a122015-03-26 15:17:45 +0100[diff] [blame]18# Foundation, Inc.
Kyösti Mälkkif09e6d42015-01-10 12:13:23 +0200[diff] [blame]19#
20
Kyösti Mälkki8c190f32014-11-14 16:20:22 +0200[diff] [blame]21if BOARD_PCENGINES_APU1
Kyösti Mälkkif09e6d42015-01-10 12:13:23 +0200[diff] [blame]22
23config BOARD_SPECIFIC_OPTIONS # dummy
24 def_bool y
25 select CPU_AMD_AGESA_FAMILY14
26 select NORTHBRIDGE_AMD_AGESA_FAMILY14
27 select SOUTHBRIDGE_AMD_CIMX_SB800
Kyösti Mälkki8c190f32014-11-14 16:20:22 +0200[diff] [blame]28 select SUPERIO_NUVOTON_NCT5104D
Kyösti Mälkkif09e6d42015-01-10 12:13:23 +0200[diff] [blame]29 select HAVE_PIRQ_TABLE
30 select HAVE_MP_TABLE
Kyösti Mälkkie1213d12015-05-26 18:43:02 +0300[diff] [blame^]31 select HAVE_ACPI_RESUME
Kyösti Mälkkif09e6d42015-01-10 12:13:23 +0200[diff] [blame]32 select HAVE_ACPI_TABLES
Kyösti Mälkki8c190f32014-11-14 16:20:22 +0200[diff] [blame]33 select BOARD_ROMSIZE_KB_2048
34 select SPD_CACHE
Kyösti Mälkkif09e6d42015-01-10 12:13:23 +0200[diff] [blame]35
36config MAINBOARD_DIR
37 string
Kyösti Mälkki8c190f32014-11-14 16:20:22 +0200[diff] [blame]38 default pcengines/apu1
Kyösti Mälkkif09e6d42015-01-10 12:13:23 +0200[diff] [blame]39
40config MAINBOARD_PART_NUMBER
41 string
Kyösti Mälkki8c190f32014-11-14 16:20:22 +0200[diff] [blame]42 default "APU1"
Kyösti Mälkkif09e6d42015-01-10 12:13:23 +0200[diff] [blame]43
44config HW_MEM_HOLE_SIZEK
45 hex
46 default 0x200000
47
48config MAX_CPUS
49 int
50 default 2
51
52config HW_MEM_HOLE_SIZE_AUTO_INC
53 bool
54 default n
55
56config IRQ_SLOT_COUNT
57 int
58 default 11
59
60config ONBOARD_VGA_IS_PRIMARY
61 bool
62 default y
63
64config VGA_BIOS
65 bool
66 default n
67
68#config VGA_BIOS_FILE
69# string "VGA BIOS path and filename"
70# depends on VGA_BIOS
71# default "rom/video/OntarioGenericVbios.bin"
72
73config VGA_BIOS_ID
74 string
75 default "1002,9802"
76
77config SB800_AHCI_ROM
78 bool
79 default n
80
81config DRIVERS_PS2_KEYBOARD
82 bool
83 default n
84
Kyösti Mälkki017c2152015-05-11 22:53:19 +0300[diff] [blame]85choice
86 prompt "J19 pins 1-10"
87 default PINMUX_OFF_C
88
89config PINMUX_OFF_C
90 bool "disable"
91
92config PINMUX_GPIO0
93 bool "GPIO"
94
95config PINMUX_UART_C
96 bool "UART 0x3e8"
97
98endchoice
99
100choice
101 prompt "J19 pins 11-20"
102 default PINMUX_OFF_D
103
104config PINMUX_OFF_D
105 bool "disable"
106
107config PINMUX_GPIO1
108 bool "GPIO"
109
110config PINMUX_UART_D
111 bool "UART 0x2e8"
112
113endchoice
114
Kyösti Mälkki8c190f32014-11-14 16:20:22 +0200[diff] [blame]115endif # BOARD_PCENGINES_APU1