blob: b397f52aeadbed71874328e5262e645f86cb34f7 [file] [log] [blame]
Maggie Li19ead962008-12-09 21:52:42 +00001/*
2 * This file is part of the coreboot project.
3 *
4 * Copyright (C) 2008 Advanced Micro Devices, Inc.
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; version 2 of the License.
9 *
10 * This program is distributed in the hope that it will be useful,
11 * but WITHOUT ANY WARRANTY; without even the implied warranty of
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 * GNU General Public License for more details.
Maggie Li19ead962008-12-09 21:52:42 +000014 */
15
16/*
17 * ACPI - create the Fixed ACPI Description Tables (FADT)
18 */
19
20#include <string.h>
21#include <console/console.h>
22#include <arch/acpi.h>
23#include <arch/io.h>
Zheng Bao098d5902008-12-24 18:23:00 +000024#include <device/device.h>
Uwe Hermann5df41682010-09-25 16:17:20 +000025#include "southbridge/amd/sb600/sb600.h"
Maggie Li19ead962008-12-09 21:52:42 +000026
Maggie Li19ead962008-12-09 21:52:42 +000027/*extern*/ u16 pm_base = 0x800;
Elyes HAOUAS8ab989e2016-07-30 17:46:17 +020028/* pm_base should be set in sb ACPI */
Maggie Li19ead962008-12-09 21:52:42 +000029/* pm_base should be got from bar2 of rs690. Here I compact ACPI
30 * registers into 32 bytes limit.
31 * */
32
33#define ACPI_PM_EVT_BLK (pm_base + 0x00) /* 4 bytes */
34#define ACPI_PM1_CNT_BLK (pm_base + 0x04) /* 2 bytes */
35#define ACPI_PMA_CNT_BLK (pm_base + 0x0F) /* 1 byte */
36#define ACPI_PM_TMR_BLK (pm_base + 0x18) /* 4 bytes */
37#define ACPI_GPE0_BLK (pm_base + 0x10) /* 8 bytes */
38#define ACPI_CPU_CONTORL (pm_base + 0x08) /* 6 bytes */
39
40void acpi_create_fadt(acpi_fadt_t * fadt, acpi_facs_t * facs, void *dsdt)
41{
42 acpi_header_t *header = &(fadt->header);
43
44 pm_base &= 0xFFFF;
Stefan Reinauerc02b4fc2010-03-22 11:42:32 +000045 printk(BIOS_DEBUG, "pm_base: 0x%04x\n", pm_base);
Maggie Li19ead962008-12-09 21:52:42 +000046
47 /* Prepare the header */
48 memset((void *)fadt, 0, sizeof(acpi_fadt_t));
49 memcpy(header->signature, "FACP", 4);
50 header->length = 244;
Scott Duplichan7c1fb7b2010-10-24 16:22:11 +000051 header->revision = 3;
Maggie Li19ead962008-12-09 21:52:42 +000052 memcpy(header->oem_id, OEM_ID, 6);
Stefan Reinauerfa66eae2012-09-06 12:13:43 -070053 memcpy(header->oem_table_id, ACPI_TABLE_CREATOR, 8);
Maggie Li19ead962008-12-09 21:52:42 +000054 memcpy(header->asl_compiler_id, ASLC, 4);
55 header->asl_compiler_revision = 0;
56
57 fadt->firmware_ctrl = (u32) facs;
58 fadt->dsdt = (u32) dsdt;
Elyes HAOUAS6350a2e2016-09-16 20:49:38 +020059 /* 3 = Workstation, 4 = Enterprise Server, 7 = Performance Server */
Maggie Li19ead962008-12-09 21:52:42 +000060 fadt->preferred_pm_profile = 0x03;
61 fadt->sci_int = 9;
62 /* disable system management mode by setting to 0: */
63 fadt->smi_cmd = 0;
64 fadt->acpi_enable = 0xf0;
65 fadt->acpi_disable = 0xf1;
66 fadt->s4bios_req = 0x0;
67 fadt->pstate_cnt = 0xe2;
68
69 pm_iowrite(0x20, ACPI_PM_EVT_BLK & 0xFF);
70 pm_iowrite(0x21, ACPI_PM_EVT_BLK >> 8);
71 pm_iowrite(0x22, ACPI_PM1_CNT_BLK & 0xFF);
72 pm_iowrite(0x23, ACPI_PM1_CNT_BLK >> 8);
73 pm_iowrite(0x24, ACPI_PM_TMR_BLK & 0xFF);
74 pm_iowrite(0x25, ACPI_PM_TMR_BLK >> 8);
75 pm_iowrite(0x28, ACPI_GPE0_BLK & 0xFF);
76 pm_iowrite(0x29, ACPI_GPE0_BLK >> 8);
77
Timothy Pearson033bb4b2015-02-10 22:21:39 -060078 /* CpuControl is in \_PR.CP00, 6 bytes */
Maggie Li19ead962008-12-09 21:52:42 +000079 pm_iowrite(0x26, ACPI_CPU_CONTORL & 0xFF);
80 pm_iowrite(0x27, ACPI_CPU_CONTORL >> 8);
81
82 pm_iowrite(0x2A, 0); /* AcpiSmiCmdLo */
83 pm_iowrite(0x2B, 0); /* AcpiSmiCmdHi */
84
85 pm_iowrite(0x2C, ACPI_PMA_CNT_BLK & 0xFF);
86 pm_iowrite(0x2D, ACPI_PMA_CNT_BLK >> 8);
87
Elyes HAOUAS6350a2e2016-09-16 20:49:38 +020088 pm_iowrite(0x0E, 1 << 3 | 0 << 2); /* AcpiDecodeEnable, When set, SB uses
Maggie Li19ead962008-12-09 21:52:42 +000089 * the contents of the PM registers at
90 * index 20-2B to decode ACPI I/O address.
91 * AcpiSmiEn & SmiCmdEn*/
Elyes HAOUAS6350a2e2016-09-16 20:49:38 +020092 pm_iowrite(0x10, 1 << 1 | 1 << 3| 1 << 5); /* RTC_En_En, TMR_En_En, GBL_EN_EN */
Maggie Li19ead962008-12-09 21:52:42 +000093 outl(0x1, ACPI_PM1_CNT_BLK); /* set SCI_EN */
94
95 fadt->pm1a_evt_blk = ACPI_PM_EVT_BLK;
96 fadt->pm1b_evt_blk = 0x0000;
97 fadt->pm1a_cnt_blk = ACPI_PM1_CNT_BLK;
98 fadt->pm1b_cnt_blk = 0x0000;
99 fadt->pm2_cnt_blk = ACPI_PMA_CNT_BLK;
100 fadt->pm_tmr_blk = ACPI_PM_TMR_BLK;
101 fadt->gpe0_blk = ACPI_GPE0_BLK;
102 fadt->gpe1_blk = 0x0000; /* we dont have gpe1 block, do we? */
103
104 fadt->pm1_evt_len = 4;
105 fadt->pm1_cnt_len = 2;
106 fadt->pm2_cnt_len = 1;
107 fadt->pm_tmr_len = 4;
108 fadt->gpe0_blk_len = 8;
109 fadt->gpe1_blk_len = 0;
110 fadt->gpe1_base = 0;
111
112 fadt->cst_cnt = 0xe3;
113 fadt->p_lvl2_lat = 101;
114 fadt->p_lvl3_lat = 1001;
115 fadt->flush_size = 0;
116 fadt->flush_stride = 0;
117 fadt->duty_offset = 1;
118 fadt->duty_width = 3;
119 fadt->day_alrm = 0; /* 0x7d these have to be */
120 fadt->mon_alrm = 0; /* 0x7e added to cmos.layout */
121 fadt->century = 0; /* 0x7f to make rtc alrm work */
122 fadt->iapc_boot_arch = 0x3; /* See table 5-11 */
123 fadt->flags = 0x0001c1a5;/* 0x25; */
124
125 fadt->res2 = 0;
126
127 fadt->reset_reg.space_id = 1;
128 fadt->reset_reg.bit_width = 8;
129 fadt->reset_reg.bit_offset = 0;
130 fadt->reset_reg.resv = 0;
131 fadt->reset_reg.addrl = 0xcf9;
132 fadt->reset_reg.addrh = 0x0;
133
134 fadt->reset_value = 6;
135 fadt->x_firmware_ctl_l = (u32) facs;
136 fadt->x_firmware_ctl_h = 0;
137 fadt->x_dsdt_l = (u32) dsdt;
138 fadt->x_dsdt_h = 0;
139
140 fadt->x_pm1a_evt_blk.space_id = 1;
141 fadt->x_pm1a_evt_blk.bit_width = 32;
142 fadt->x_pm1a_evt_blk.bit_offset = 0;
143 fadt->x_pm1a_evt_blk.resv = 0;
144 fadt->x_pm1a_evt_blk.addrl = ACPI_PM_EVT_BLK;
145 fadt->x_pm1a_evt_blk.addrh = 0x0;
146
147 fadt->x_pm1b_evt_blk.space_id = 1;
148 fadt->x_pm1b_evt_blk.bit_width = 4;
149 fadt->x_pm1b_evt_blk.bit_offset = 0;
150 fadt->x_pm1b_evt_blk.resv = 0;
151 fadt->x_pm1b_evt_blk.addrl = 0x0;
152 fadt->x_pm1b_evt_blk.addrh = 0x0;
153
154 fadt->x_pm1a_cnt_blk.space_id = 1;
155 fadt->x_pm1a_cnt_blk.bit_width = 16;
156 fadt->x_pm1a_cnt_blk.bit_offset = 0;
157 fadt->x_pm1a_cnt_blk.resv = 0;
158 fadt->x_pm1a_cnt_blk.addrl = ACPI_PM1_CNT_BLK;
159 fadt->x_pm1a_cnt_blk.addrh = 0x0;
160
161 fadt->x_pm1b_cnt_blk.space_id = 1;
162 fadt->x_pm1b_cnt_blk.bit_width = 2;
163 fadt->x_pm1b_cnt_blk.bit_offset = 0;
164 fadt->x_pm1b_cnt_blk.resv = 0;
165 fadt->x_pm1b_cnt_blk.addrl = 0x0;
166 fadt->x_pm1b_cnt_blk.addrh = 0x0;
167
168 fadt->x_pm2_cnt_blk.space_id = 1;
169 fadt->x_pm2_cnt_blk.bit_width = 0;
170 fadt->x_pm2_cnt_blk.bit_offset = 0;
171 fadt->x_pm2_cnt_blk.resv = 0;
172 fadt->x_pm2_cnt_blk.addrl = ACPI_PMA_CNT_BLK;
173 fadt->x_pm2_cnt_blk.addrh = 0x0;
174
175 fadt->x_pm_tmr_blk.space_id = 1;
176 fadt->x_pm_tmr_blk.bit_width = 32;
177 fadt->x_pm_tmr_blk.bit_offset = 0;
178 fadt->x_pm_tmr_blk.resv = 0;
179 fadt->x_pm_tmr_blk.addrl = ACPI_PM_TMR_BLK;
180 fadt->x_pm_tmr_blk.addrh = 0x0;
181
182 fadt->x_gpe0_blk.space_id = 1;
183 fadt->x_gpe0_blk.bit_width = 32;
184 fadt->x_gpe0_blk.bit_offset = 0;
185 fadt->x_gpe0_blk.resv = 0;
186 fadt->x_gpe0_blk.addrl = ACPI_GPE0_BLK;
187 fadt->x_gpe0_blk.addrh = 0x0;
188
189 fadt->x_gpe1_blk.space_id = 1;
190 fadt->x_gpe1_blk.bit_width = 0;
191 fadt->x_gpe1_blk.bit_offset = 0;
192 fadt->x_gpe1_blk.resv = 0;
193 fadt->x_gpe1_blk.addrl = 0;
194 fadt->x_gpe1_blk.addrh = 0x0;
195
196 header->checksum = acpi_checksum((void *)fadt, sizeof(acpi_fadt_t));
197}