blob: 2abc600f2888be6a84d55f8e361f8abbce7c11db [file] [log] [blame]
Karthikeyan Ramasubramanian4520aa22021-04-23 11:42:19 -06001/* SPDX-License-Identifier: GPL-2.0-only */
2
3#ifndef AMD_COMMON_ACP_H
4#define AMD_COMMON_ACP_H
5
Raul E Rangel9d8f9052021-05-25 10:05:05 -06006#include <stdint.h>
7
Karthikeyan Ramasubramanian4520aa22021-04-23 11:42:19 -06008struct acp_config {
9 enum {
10 I2S_PINS_MAX_HDA = 0, /* HDA w/reset 3xSDI, SW w/Data0 */
11 I2S_PINS_MAX_MHDA = 1, /* HDA no reset 3xSDI, SW w/Data0-1 */
12 I2S_PINS_MIN_HDA = 2, /* HDA w/reset 1xSDI, SW w/Data0-2 */
13 I2S_PINS_MIN_MHDA = 3, /* HDA no reset 1xSDI, SW w/Data0-3 */
14 I2S_PINS_I2S_TDM = 4,
15 I2S_PINS_UNCONF = 7, /* All pads will be input mode */
16 } acp_pin_cfg;
17
18 /* Enable ACP I2S wake feature (0 = disable, 1 = enable) */
19 u8 acp_i2s_wake_enable;
20 /* Enable ACP PME (0 = disable, 1 = enable) */
21 u8 acp_pme_enable;
Karthikeyan Ramasubramanian4520aa22021-04-23 11:42:19 -060022};
23
24#endif /* AMD_COMMON_ACP_H */