Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 9631016660423d0585a1 / . / src / include / cpu / intel / romstage.h
blob: 0ebb91266b0b3c770169ec250a3b232b74375157 [file] [log] [blame]
Aaron Durbina0a37272014-08-14 08:35:11 -0500[diff] [blame]1#ifndef _CPU_INTEL_ROMSTAGE_H
2#define _CPU_INTEL_ROMSTAGE_H
3
4/* std signature of entry-point to romstage.c */
5void main(unsigned long bist);
6
7#endif /* _CPU_INTEL_ROMSTAGE_H */