Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
9631016660423d0585a1
/
.
/
src
/
include
/
cpu
/
intel
/
romstage.h
blob: 0ebb91266b0b3c770169ec250a3b232b74375157 [
file
] [
log
] [
blame
]
#ifndef
_CPU_INTEL_ROMSTAGE_H
#define
_CPU_INTEL_ROMSTAGE_H
/* std signature of entry-point to romstage.c */
void
main
(
unsigned
long
bist
);
#endif
/* _CPU_INTEL_ROMSTAGE_H */