blob: 5f4ab9bddbaa4d0ce5963586bba8ce5cb34544bf [file] [log] [blame]
Felix Held4a8cd722020-04-18 22:26:39 +02001# SPDX-License-Identifier: BSD-3-Clause
Felix Held4a8cd722020-04-18 22:26:39 +02002
Martin Roth1f337622019-04-22 16:08:31 -06003ifeq ($(CONFIG_SOC_AMD_PICASSO),y)
Martin Roth5c354b92019-04-22 14:55:16 -06004
5subdirs-y += ../../../cpu/amd/mtrr/
6subdirs-y += ../../../cpu/x86/tsc
7subdirs-y += ../../../cpu/x86/lapic
8subdirs-y += ../../../cpu/x86/cache
9subdirs-y += ../../../cpu/x86/mtrr
10subdirs-y += ../../../cpu/x86/pae
11subdirs-y += ../../../cpu/x86/smm
Martin Rothc7acf162020-05-28 00:44:50 -060012subdirs-$(CONFIG_VBOOT_STARTS_BEFORE_BOOTBLOCK) += psp_verstage
Martin Roth5c354b92019-04-22 14:55:16 -060013
Felix Held46673222020-04-04 02:37:04 +020014bootblock-y += bootblock/bootblock.c
Raul E Rangeld53c2812020-06-11 14:06:11 -060015bootblock-y += aoac.c
Felix Held46673222020-04-04 02:37:04 +020016bootblock-y += southbridge.c
17bootblock-y += i2c.c
Furquan Shaikhca481ee2020-06-13 00:16:26 -070018bootblock-y += uart.c
Felix Held9412b3e2020-06-18 15:54:43 +020019bootblock-$(CONFIG_PICASSO_CONSOLE_UART) += uart_console.c
Kangheui Won9f7df5c12020-10-04 21:12:06 +110020bootblock-y += monotonic_timer.c
Felix Held46673222020-04-04 02:37:04 +020021bootblock-y += tsc_freq.c
22bootblock-y += gpio.c
23bootblock-y += smi_util.c
Furquan Shaikh033aa0d2020-05-09 14:26:37 -070024bootblock-y += config.c
Martin Roth50cca762020-08-13 11:06:18 -060025bootblock-y += reset.c
Martin Roth4b341932020-10-06 15:29:28 -060026bootblock-$(CONFIG_VBOOT_STARTS_BEFORE_BOOTBLOCK) += bootblock/vboot_bootblock.c
Felix Held46673222020-04-04 02:37:04 +020027
Martin Roth5c354b92019-04-22 14:55:16 -060028romstage-y += i2c.c
29romstage-y += romstage.c
Martin Roth5c354b92019-04-22 14:55:16 -060030romstage-y += gpio.c
Martin Rothc7acf162020-05-28 00:44:50 -060031romstage-y += reset.c
Kyösti Mälkki047a9e42019-08-03 21:28:40 +030032romstage-y += memmap.c
Furquan Shaikhca481ee2020-06-13 00:16:26 -070033romstage-y += uart.c
Felix Held9412b3e2020-06-18 15:54:43 +020034romstage-$(CONFIG_PICASSO_CONSOLE_UART) += uart_console.c
Kangheui Won9f7df5c12020-10-04 21:12:06 +110035romstage-y += monotonic_timer.c
Martin Roth5c354b92019-04-22 14:55:16 -060036romstage-y += tsc_freq.c
Raul E Rangeld53c2812020-06-11 14:06:11 -060037romstage-y += aoac.c
Martin Roth5c354b92019-04-22 14:55:16 -060038romstage-y += southbridge.c
Martin Roth5c354b92019-04-22 14:55:16 -060039romstage-$(CONFIG_HAVE_SMI_HANDLER) += smi_util.c
Marshall Dawson5a73fc32020-01-24 09:42:57 -070040romstage-y += psp.c
Furquan Shaikh033aa0d2020-05-09 14:26:37 -070041romstage-y += config.c
Furquan Shaikhf9be2d12020-06-08 12:30:40 -070042romstage-y += mrc_cache.c
Martin Roth5c354b92019-04-22 14:55:16 -060043
Martin Roth5c354b92019-04-22 14:55:16 -060044verstage-y += i2c.c
Furquan Shaikh033aa0d2020-05-09 14:26:37 -070045verstage-y += config.c
Raul E Rangeld53c2812020-06-11 14:06:11 -060046verstage-y += aoac.c
Martin Rothc7acf162020-05-28 00:44:50 -060047verstage_x86-y += gpio.c
48verstage_x86-y += uart.c
49verstage_x86-$(CONFIG_PICASSO_CONSOLE_UART) += uart_console.c
Kangheui Won9f7df5c12020-10-04 21:12:06 +110050verstage_x86-y += monotonic_timer.c
Martin Rothc7acf162020-05-28 00:44:50 -060051verstage_x86-y += tsc_freq.c
52verstage_x86-y += reset.c
Martin Roth5c354b92019-04-22 14:55:16 -060053
Martin Roth5c354b92019-04-22 14:55:16 -060054ramstage-y += i2c.c
55ramstage-y += chip.c
56ramstage-y += cpu.c
Furquan Shaikh0c707d42020-07-08 16:54:40 -070057ramstage-y += data_fabric.c
Marshall Dawsoneb724872019-07-16 15:46:35 -060058ramstage-y += root_complex.c
Martin Roth5c354b92019-04-22 14:55:16 -060059ramstage-y += mca.c
Martin Roth5c354b92019-04-22 14:55:16 -060060ramstage-$(CONFIG_HAVE_ACPI_TABLES) += acpi.c
Matt Papageorgea21eae02019-11-13 17:00:12 -060061ramstage-$(CONFIG_HAVE_ACPI_TABLES) += agesa_acpi.c
Martin Roth5c354b92019-04-22 14:55:16 -060062ramstage-y += gpio.c
Raul E Rangeld53c2812020-06-11 14:06:11 -060063ramstage-y += aoac.c
Martin Roth5c354b92019-04-22 14:55:16 -060064ramstage-y += southbridge.c
Martin Rothc7acf162020-05-28 00:44:50 -060065ramstage-y += reset.c
Marshall Dawson3edc9e22019-08-16 08:45:20 -060066ramstage-y += acp.c
Martin Roth5c354b92019-04-22 14:55:16 -060067ramstage-y += sata.c
Kyösti Mälkki047a9e42019-08-03 21:28:40 +030068ramstage-y += memmap.c
Martin Roth5c354b92019-04-22 14:55:16 -060069ramstage-$(CONFIG_HAVE_SMI_HANDLER) += smi.c
70ramstage-$(CONFIG_HAVE_SMI_HANDLER) += smi_util.c
Furquan Shaikhca481ee2020-06-13 00:16:26 -070071ramstage-y += uart.c
Felix Held9412b3e2020-06-18 15:54:43 +020072ramstage-$(CONFIG_PICASSO_CONSOLE_UART) += uart_console.c
Kangheui Won9f7df5c12020-10-04 21:12:06 +110073ramstage-y += monotonic_timer.c
Martin Roth5c354b92019-04-22 14:55:16 -060074ramstage-y += tsc_freq.c
Martin Roth5c354b92019-04-22 14:55:16 -060075ramstage-y += finalize.c
Martin Roth97bd2a72020-02-17 13:17:19 -070076ramstage-y += soc_util.c
Marshall Dawson5a73fc32020-01-24 09:42:57 -070077ramstage-y += psp.c
Aaron Durbin89e51e62020-04-09 14:16:55 -060078ramstage-y += fsp_params.c
Furquan Shaikh033aa0d2020-05-09 14:26:37 -070079ramstage-y += config.c
Zheng Bao6ba591b2020-06-09 09:47:06 +080080ramstage-y += update_microcode.c
Martin Roth86ba0d72020-02-05 16:46:30 -070081ramstage-y += graphics.c
Furquan Shaikhcff479e2020-07-08 15:47:19 -070082ramstage-y += pcie_gpp.c
Raul E Rangel0357ab72020-07-09 12:08:58 -060083ramstage-y += xhci.c
Rob Barnes009a23d2020-04-13 01:27:12 -060084ramstage-y += dmi.c
Martin Roth5c354b92019-04-22 14:55:16 -060085
Martin Roth5c354b92019-04-22 14:55:16 -060086smm-y += smihandler.c
87smm-y += smi_util.c
Kangheui Won9f7df5c12020-10-04 21:12:06 +110088smm-y += monotonic_timer.c
Martin Roth5c354b92019-04-22 14:55:16 -060089smm-y += tsc_freq.c
Felix Held9412b3e2020-06-18 15:54:43 +020090ifeq ($(CONFIG_DEBUG_SMI),y)
91smm-y += uart.c
92smm-$(CONFIG_PICASSO_CONSOLE_UART) += uart_console.c
93endif
Martin Roth5c354b92019-04-22 14:55:16 -060094smm-y += gpio.c
Marshall Dawson5a73fc32020-01-24 09:42:57 -070095smm-y += psp.c
Marshall Dawson5c5049e2020-04-23 06:43:44 -060096smm-y += smu.c
Furquan Shaikh033aa0d2020-05-09 14:26:37 -070097smm-y += config.c
Martin Roth5c354b92019-04-22 14:55:16 -060098
Martin Rothd7e3ead2019-04-22 16:32:58 -060099CPPFLAGS_common += -I$(src)/soc/amd/picasso
100CPPFLAGS_common += -I$(src)/soc/amd/picasso/include
101CPPFLAGS_common += -I$(src)/soc/amd/picasso/acpi
Marshall Dawson00a22082020-01-20 23:05:31 -0700102CPPFLAGS_common += -I$(src)/vendorcode/amd/fsp/picasso
Martin Roth0f3ef702020-10-06 18:11:12 -0600103CPPFLAGS_common += -I$(src)/vendorcode/amd/fsp/picasso/include
Martin Roth5c354b92019-04-22 14:55:16 -0600104
Raul E Rangelcbaa8352020-05-13 14:01:09 -0600105MAINBOARD_BLOBS_DIR:=$(top)/3rdparty/blobs/mainboard/$(MAINBOARDDIR)
106
Martin Roth5c354b92019-04-22 14:55:16 -0600107# ROMSIG Normally At ROMBASE + 0x20000
108# Overridden by CONFIG_AMD_FWM_POSITION_INDEX
109# +-----------+---------------+----------------+------------+
Marshall Dawson62611412019-06-19 11:46:06 -0600110# |0x55AA55AA | | | |
Martin Roth5c354b92019-04-22 14:55:16 -0600111# +-----------+---------------+----------------+------------+
Marshall Dawson62611412019-06-19 11:46:06 -0600112# | | PSPDIR ADDR | BIOSDIR ADDR |
113# +-----------+---------------+----------------+
114
Marshall Dawsonbc4c9032019-06-11 12:18:20 -0600115PICASSO_FWM_POSITION=$(call int-add, \
Martin Roth5c354b92019-04-22 14:55:16 -0600116 $(call int-subtract, 0xffffffff \
117 $(call int-shift-left, \
118 0x80000 $(CONFIG_AMD_FWM_POSITION_INDEX))) 0x20000 1)
119
Marshall Dawson62611412019-06-19 11:46:06 -0600120#
121# PSP Directory Table items
122#
123# Certain ordering requirements apply, however these are ensured by amdfwtool.
124# For more information see "AMD Platform Security Processor BIOS Architecture
125# Design Guide for AMD Family 17h Processors" (PID #55758, NDA only).
126#
127
Zheng Bao3384e4a2020-10-06 12:03:11 +0800128FIRMWARE_LOCATION=$(shell grep -e FIRMWARE_LOCATION $(CONFIG_AMDFW_CONFIG_FILE) | awk '{print $$2}')
Martin Roth5c354b92019-04-22 14:55:16 -0600129
Furquan Shaikh577db022020-04-24 15:52:04 -0700130ifeq ($(CONFIG_PSP_UNLOCK_SECURE_DEBUG),y)
Furquan Shaikh318e5832020-04-24 14:04:07 -0700131# Enable secure debug unlock
132PSP_SOFTFUSE_BITS += 0
Zheng Baoc5e28ab2020-10-28 11:38:09 +0800133OPT_TOKEN_UNLOCK="--token-unlock"
Furquan Shaikh577db022020-04-24 15:52:04 -0700134endif
Martin Roth5c354b92019-04-22 14:55:16 -0600135
Zheng Bao6252b602020-09-11 17:06:19 +0800136ifeq ($(CONFIG_USE_PSPSECUREOS),y)
Furquan Shaikh4e8b6392020-04-23 19:48:28 -0700137# types = 0x2
Zheng Baoc5e28ab2020-10-28 11:38:09 +0800138OPT_PSP_USE_PSPSECUREOS="--use-pspsecureos"
Martin Roth5c354b92019-04-22 14:55:16 -0600139endif
140
Marshall Dawson62611412019-06-19 11:46:06 -0600141
142ifeq ($(CONFIG_PSP_LOAD_MP2_FW),y)
Zheng Baoc5e28ab2020-10-28 11:38:09 +0800143OPT_PSP_LOAD_MP2_FW="--load-mp2-fw"
Marshall Dawson62611412019-06-19 11:46:06 -0600144else
Furquan Shaikh318e5832020-04-24 14:04:07 -0700145# Disable MP2 firmware loading
146PSP_SOFTFUSE_BITS += 29
Martin Roth5c354b92019-04-22 14:55:16 -0600147endif
148
Marshall Dawson62611412019-06-19 11:46:06 -0600149ifeq ($(CONFIG_PSP_LOAD_S0I3_FW),y)
Zheng Baoc5e28ab2020-10-28 11:38:09 +0800150OPT_PSP_LOAD_S0I3_FW="--load-s0i3"
Marshall Dawson62611412019-06-19 11:46:06 -0600151endif
152
Marshall Dawson62611412019-06-19 11:46:06 -0600153# type = 0x3a
154ifeq ($(CONFIG_HAVE_PSP_WHITELIST_FILE),y)
155PSP_WHITELIST_FILE=$(CONFIG_PSP_WHITELIST_FILE)
156endif
Marshall Dawson62611412019-06-19 11:46:06 -0600157#
158# BIOS Directory Table items - proper ordering is managed by amdfwtool
159#
160
161# type = 0x60
Rob Barnesb2545cc2020-09-09 13:19:09 -0600162PSP_APCB_FILES=$(APCB_SOURCES)
Marshall Dawson62611412019-06-19 11:46:06 -0600163
164# type = 0x61
Marshall Dawsonb7687232020-01-20 19:56:30 -0700165PSP_APOB_BASE=$(CONFIG_PSP_APOB_DRAM_ADDRESS)
Marshall Dawson62611412019-06-19 11:46:06 -0600166
167# type = 0x62
168PSP_BIOSBIN_FILE=$(obj)/amd_biospsp.img
Felix Held46673222020-04-04 02:37:04 +0200169PSP_ELF_FILE=$(objcbfs)/bootblock.elf
Zheng Bao944d00b2020-08-17 11:11:48 +0800170PSP_BIOSBIN_SIZE=$(shell $(READELF_bootblock) -l $(PSP_ELF_FILE) | grep LOAD | awk '{print $$5}')
171PSP_BIOSBIN_DEST=$(shell $(READELF_bootblock) -l $(PSP_ELF_FILE) | grep LOAD | awk '{print $$3}')
Marshall Dawsonb7687232020-01-20 19:56:30 -0700172# type = 0x63 - construct APOB NV base/size from flash map
Felix Held77a63ef2020-09-22 01:23:54 +0200173# The flashmap section used for this is expected to be named RW_MRC_CACHE
174APOB_NV_SIZE=$(shell grep "FMAP_SECTION_RW_MRC_CACHE_SIZE" $(obj)/fmap_config.h | awk '{print $$(NF)}')
175APOB_NV_BASE=$(shell grep "FMAP_SECTION_RW_MRC_CACHE_START" $(obj)/fmap_config.h | awk '{print $$(NF)}')
Marshall Dawson62611412019-06-19 11:46:06 -0600176
Marshall Dawson62611412019-06-19 11:46:06 -0600177# type = 0x66
Zheng Bao3384e4a2020-10-06 12:03:11 +0800178PSP_UCODE_FILE1=$(FIRMWARE_LOCATION)/UcodePatch_PCO_B1.bin
179PSP_UCODE_FILE2=$(FIRMWARE_LOCATION)/UcodePatch_PCO_B0.bin
180PSP_UCODE_FILE3=$(FIRMWARE_LOCATION)/UcodePatch_RV2_A0.bin
Marshall Dawson62611412019-06-19 11:46:06 -0600181
Martin Roth362eaf32020-06-14 10:38:32 -0600182ifeq ($(CONFIG_VBOOT_STARTS_BEFORE_BOOTBLOCK),y)
183# type = 0x6B - PSP Shared memory location
184ifneq ($(CONFIG_PSP_SHAREDMEM_SIZE),0x0)
185PSP_SHAREDMEM_SIZE=$(CONFIG_PSP_SHAREDMEM_SIZE)
186_PSP_SHAREDMEM_BASE=$(shell grep _psp_sharedmem_dram $(obj)/cbfs/$(CONFIG_CBFS_PREFIX)/bootblock.map | cut -f1 -d' ')
187PSP_SHAREDMEM_BASE=$(shell printf "0x%s" $(_PSP_SHAREDMEM_BASE))
188endif
189
190# type = 0x52 - PSP Bootloader Userspace Application (verstage)
Martin Rothde498332020-09-01 11:00:28 -0600191PSP_VERSTAGE_FILE=$(call strip_quotes,$(CONFIG_PSP_VERSTAGE_FILE))
Martin Rothfe87d762020-09-01 11:04:21 -0600192PSP_VERSTAGE_SIG_FILE=$(call strip_quotes,$(CONFIG_PSP_VERSTAGE_SIGNING_TOKEN))
Martin Roth362eaf32020-06-14 10:38:32 -0600193endif # CONFIG_VBOOT_STARTS_BEFORE_BOOTBLOCK
194
Furquan Shaikh318e5832020-04-24 14:04:07 -0700195# type = 0xb - See #55758 (NDA) for bit definitions.
196PSP_SOFTFUSE_BITS += 28
197
198# Helper function to return a value with given bit set
199set-bit=$(call int-shift-left, 1 $(call _toint,$1))
200PSP_SOFTFUSE=$(shell A=$(call int-add, \
201 $(foreach bit,$(PSP_SOFTFUSE_BITS),$(call set-bit,$(bit)))); printf "0x%x" $$A)
202
Marshall Dawson62611412019-06-19 11:46:06 -0600203#
204# Build the arguments to amdfwtool (order is unimportant). Missing file names
205# result in empty OPT_ variables, i.e. the argument is not passed to amdfwtool.
206#
207
Martin Roth5c354b92019-04-22 14:55:16 -0600208add_opt_prefix=$(if $(call strip_quotes, $(1)), $(2) $(call strip_quotes, $(1)), )
209
Martin Roth362eaf32020-06-14 10:38:32 -0600210OPT_VERSTAGE_FILE=$(call add_opt_prefix, $(PSP_VERSTAGE_FILE), --verstage)
Martin Rothfe87d762020-09-01 11:04:21 -0600211OPT_VERSTAGE_SIG_FILE=$(call add_opt_prefix, $(PSP_VERSTAGE_SIG_FILE), --verstage_sig)
Marshall Dawson62611412019-06-19 11:46:06 -0600212
Raul E Rangelcbaa8352020-05-13 14:01:09 -0600213OPT_PSP_APCB_FILES=$(foreach i, $(shell seq $(words $(PSP_APCB_FILES))), \
214 $(call add_opt_prefix, $(word $(i), $(PSP_APCB_FILES)), \
215 --instance $(shell printf "%x" $$(($(i)-1))) --apcb ))
216
Marshall Dawson62611412019-06-19 11:46:06 -0600217OPT_APOB_ADDR=$(call add_opt_prefix, $(PSP_APOB_BASE), --apob-base)
218OPT_PSP_BIOSBIN_FILE=$(call add_opt_prefix, $(PSP_BIOSBIN_FILE), --bios-bin)
219OPT_PSP_BIOSBIN_DEST=$(call add_opt_prefix, $(PSP_BIOSBIN_DEST), --bios-bin-dest)
220OPT_PSP_BIOSBIN_SIZE=$(call add_opt_prefix, $(PSP_BIOSBIN_SIZE), --bios-uncomp-size)
Zheng Baoc5e28ab2020-10-28 11:38:09 +0800221
Martin Roth362eaf32020-06-14 10:38:32 -0600222OPT_PSP_SHAREDMEM_BASE=$(call add_opt_prefix, $(PSP_SHAREDMEM_BASE), --sharedmem)
223OPT_PSP_SHAREDMEM_SIZE=$(call add_opt_prefix, $(PSP_SHAREDMEM_SIZE), --sharedmem-size)
Martin Roth6e5f9092020-06-25 17:31:54 -0600224OPT_APOB_NV_SIZE=$(call add_opt_prefix, $(APOB_NV_SIZE), --apob-nv-size)
225OPT_APOB_NV_BASE=$(call add_opt_prefix, $(APOB_NV_BASE),--apob-nv-base)
Matt Papageorge95c42c32020-07-08 11:33:48 -0500226OPT_EFS_SPI_READ_MODE=$(call add_opt_prefix, $(CONFIG_EFS_SPI_READ_MODE), --spi-read-mode)
227OPT_EFS_SPI_SPEED=$(call add_opt_prefix, $(CONFIG_EFS_SPI_SPEED), --spi-speed)
228OPT_EFS_SPI_MICRON_FLAG=$(call add_opt_prefix, $(CONFIG_EFS_SPI_MICRON_FLAG), --spi-micron-flag)
Martin Roth5c354b92019-04-22 14:55:16 -0600229
Zheng Baoc5e28ab2020-10-28 11:38:09 +0800230OPT_PSP_SOFTFUSE=$(call add_opt_prefix, $(PSP_SOFTFUSE), --soft-fuse)
231
Martin Rothe2d0ba02020-07-29 16:37:57 -0600232ifeq ($(CONFIG_VBOOT),)
233OPT_APOB0_NV_SIZE=$(OPT_APOB_NV_SIZE)
234OPT_APOB0_NV_BASE=$(OPT_APOB_NV_BASE)
235endif
236
Zheng Baoc5e28ab2020-10-28 11:38:09 +0800237OPT_WHITELIST_FILE=$(call add_opt_prefix, $(PSP_WHITELIST_FILE), --whitelist)
238
239# Add all the files listed in the config file
Zheng Baoaf2efbb2020-11-05 18:26:10 +0800240POUND_SIGN=$(call strip_quotes, "\#")
241DEP_FILES= $(patsubst %,$(FIRMWARE_LOCATION)/%, $(shell sed -e /^$(POUND_SIGN)/d -e /^FIRMWARE_LOCATION/d $(CONFIG_AMDFW_CONFIG_FILE) | awk '{print $$2}' ))
Zheng Baoc5e28ab2020-10-28 11:38:09 +0800242
243AMDFW_COMMON_ARGS=$(OPT_PSP_APCB_FILES) \
Martin Roth9aa8d112020-06-04 21:31:41 -0600244 $(OPT_APOB_ADDR) \
Martin Roth9aa8d112020-06-04 21:31:41 -0600245 $(OPT_PSP_BIOSBIN_FILE) \
246 $(OPT_PSP_BIOSBIN_DEST) \
247 $(OPT_PSP_BIOSBIN_SIZE) \
248 $(OPT_PSP_SOFTFUSE) \
Zheng Baoc5e28ab2020-10-28 11:38:09 +0800249 $(OPT_PSP_USE_PSPSECUREOS) \
250 $(OPT_PSP_LOAD_MP2_FW) \
251 $(OPT_PSP_LOAD_S0I3_FW) \
Martin Roth9aa8d112020-06-04 21:31:41 -0600252 $(OPT_WHITELIST_FILE) \
Martin Roth9aa8d112020-06-04 21:31:41 -0600253 $(OPT_SEC_DEBUG_FILE) \
Martin Roth9aa8d112020-06-04 21:31:41 -0600254 $(OPT_PSP_SHAREDMEM_BASE) \
255 $(OPT_PSP_SHAREDMEM_SIZE) \
256 --combo-capable \
257 $(OPT_TOKEN_UNLOCK) \
Matt Papageorge95c42c32020-07-08 11:33:48 -0500258 $(OPT_EFS_SPI_READ_MODE) \
259 $(OPT_EFS_SPI_SPEED) \
260 $(OPT_EFS_SPI_MICRON_FLAG) \
Zheng Baoc5e28ab2020-10-28 11:38:09 +0800261 --config $(CONFIG_AMDFW_CONFIG_FILE) \
Matt Papageorge95c42c32020-07-08 11:33:48 -0500262 --soc-name "Picasso" \
Martin Roth9aa8d112020-06-04 21:31:41 -0600263 --flashsize $(CONFIG_ROM_SIZE)
264
Zheng Baoc5e28ab2020-10-28 11:38:09 +0800265$(obj)/amdfw.rom: $(call strip_quotes, $(PSP_BIOSBIN_FILE)) \
Martin Roth362eaf32020-06-14 10:38:32 -0600266 $(PSP_VERSTAGE_FILE) \
Martin Rothfe87d762020-09-01 11:04:21 -0600267 $(PSP_VERSTAGE_SIG_FILE) \
Raul E Rangelcbaa8352020-05-13 14:01:09 -0600268 $$(PSP_APCB_FILES) \
Zheng Baoc5e28ab2020-10-28 11:38:09 +0800269 $(DEP_FILES) \
Marshall Dawsonb7687232020-01-20 19:56:30 -0700270 $(AMDFWTOOL) \
Felix Held77a63ef2020-09-22 01:23:54 +0200271 $(obj)/fmap_config.h
Rob Barnesb2545cc2020-09-09 13:19:09 -0600272 $(if $(PSP_APCB_FILES), ,$(error APCB_SOURCES is not set))
Martin Roth5c354b92019-04-22 14:55:16 -0600273 rm -f $@
274 @printf " AMDFWTOOL $(subst $(obj)/,,$(@))\n"
275 $(AMDFWTOOL) \
Martin Roth7c4956d2020-09-01 11:05:53 -0600276 $(OPT_PSPBTLDR_FILE) \
Martin Roth9aa8d112020-06-04 21:31:41 -0600277 $(AMDFW_COMMON_ARGS) \
Martin Rothe2d0ba02020-07-29 16:37:57 -0600278 $(OPT_APOB0_NV_SIZE) \
279 $(OPT_APOB0_NV_BASE) \
Martin Roth7c4956d2020-09-01 11:05:53 -0600280 $(OPT_VERSTAGE_FILE) \
Martin Rothfe87d762020-09-01 11:04:21 -0600281 $(OPT_VERSTAGE_SIG_FILE) \
Martin Roth9aa8d112020-06-04 21:31:41 -0600282 --location $(shell printf "%#x" $(PICASSO_FWM_POSITION)) \
283 --output $@
Martin Roth5c354b92019-04-22 14:55:16 -0600284
Felix Held46673222020-04-04 02:37:04 +0200285$(PSP_BIOSBIN_FILE): $(PSP_ELF_FILE) $(AMDCOMPRESS)
Marshall Dawson62611412019-06-19 11:46:06 -0600286 rm -f $@
287 @printf " AMDCOMPRS $(subst $(obj)/,,$(@))\n"
Felix Held46673222020-04-04 02:37:04 +0200288 $(AMDCOMPRESS) --infile $(PSP_ELF_FILE) --outfile $@ --compress \
Marshall Dawson62611412019-06-19 11:46:06 -0600289 --maxsize $(PSP_BIOSBIN_SIZE)
290
Martin Roth9aa8d112020-06-04 21:31:41 -0600291$(obj)/amdfw_a.rom: $(obj)/amdfw.rom
292 rm -f $@
293 @printf " AMDFWTOOL $(subst $(obj)/,,$(@))\n"
294 $(AMDFWTOOL) \
295 $(AMDFW_COMMON_ARGS) \
Martin Rothe2d0ba02020-07-29 16:37:57 -0600296 $(OPT_APOB_NV_SIZE) \
297 $(OPT_APOB_NV_BASE) \
Martin Roth9aa8d112020-06-04 21:31:41 -0600298 --location $(shell printf "%#x" $(CONFIG_PICASSO_FW_A_POSITION)) \
299 --anywhere \
300 --output $@
301
302$(obj)/amdfw_b.rom: $(obj)/amdfw.rom
303 rm -f $@
304 @printf " AMDFWTOOL $(subst $(obj)/,,$(@))\n"
305 $(AMDFWTOOL) \
306 $(AMDFW_COMMON_ARGS) \
Martin Rothe2d0ba02020-07-29 16:37:57 -0600307 $(OPT_APOB_NV_SIZE) \
308 $(OPT_APOB_NV_BASE) \
Martin Roth9aa8d112020-06-04 21:31:41 -0600309 --location $(shell printf "%#x" $(CONFIG_PICASSO_FW_B_POSITION)) \
310 --anywhere \
311 --output $@
312
Martin Roth5c354b92019-04-22 14:55:16 -0600313cbfs-files-y += apu/amdfw
314apu/amdfw-file := $(obj)/amdfw.rom
Marshall Dawsonbc4c9032019-06-11 12:18:20 -0600315apu/amdfw-position := $(PICASSO_FWM_POSITION)
Martin Roth5c354b92019-04-22 14:55:16 -0600316apu/amdfw-type := raw
317
Martin Roth9aa8d112020-06-04 21:31:41 -0600318ifeq ($(CONFIG_VBOOT_SLOTS_RW_AB)$(CONFIG_VBOOT_STARTS_BEFORE_BOOTBLOCK),yy)
319cbfs-files-y += apu/amdfw_a
320apu/amdfw_a-file := $(obj)/amdfw_a.rom
321apu/amdfw_a-position := $(call strip_quotes, $(CONFIG_PICASSO_FW_A_POSITION))
322apu/amdfw_a-type := raw
323
324cbfs-files-y += apu/amdfw_b
325apu/amdfw_b-file := $(obj)/amdfw_b.rom
326apu/amdfw_b-position := $(call strip_quotes, $(CONFIG_PICASSO_FW_B_POSITION))
327apu/amdfw_b-type := raw
328endif
329
Furquan Shaikhc6d89fb2020-05-28 11:21:26 -0700330$(call strip_quotes,$(CONFIG_FSP_M_CBFS))-options := -b $(CONFIG_FSP_M_ADDR)
331
Zheng Bao6ba591b2020-06-09 09:47:06 +0800332cpu_microcode_bins += $(wildcard 3rdparty/amd_blobs/picasso/PSP/UcodePatch_*.bin)
333
Martin Roth1f337622019-04-22 16:08:31 -0600334endif # ($(CONFIG_SOC_AMD_PICASSO),y)