src/mainboard/jetway/nf81-t56n-lf/PlatformGnbPcie.c

/*
 * This file is part of the coreboot project.
 *
 * Copyright (C) 2011 Advanced Micro Devices, Inc.
 * Copyright (C) 2014 Edward O'Callaghan <eocallaghan@alterapraxis.com>.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; version 2 of the License.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
 */

#include "PlatformGnbPcieComplex.h"

#include <string.h>
#include <northbridge/amd/agesa/agesawrapper.h>
#include <vendorcode/amd/agesa/f14/Proc/CPU/heapManager.h>

#define FILECODE PROC_RECOVERY_MEM_NB_ON_MRNON_FILECODE

/**
 *	OemCustomizeInitEarly
 *
 *	Description:
 *	This stub function will call the host environment through the binary block
 *	interface (call-out port) to provide a user hook opportunity
 *
 *	Parameters:
 *	@param[in]		**PeiServices
 *	@param[in]		*InitEarly
 *
 **/

static AGESA_STATUS OemInitEarly(AMD_EARLY_PARAMS * InitEarly)
{
	AGESA_STATUS	 Status;
	void	*BrazosPcieComplexListPtr;
	void	*BrazosPciePortPtr;
	void	*BrazosPcieDdiPtr;

	ALLOCATE_HEAP_PARAMS AllocHeapParams;

/**
 * @brief Initialize Port descriptors
 */
PCIe_PORT_DESCRIPTOR PortList [] = {
		/* (PCIe port, Lanes 4, PCI Device Number 4, ...) */
		{
			0,
			PCIE_ENGINE_DATA_INITIALIZER (PciePortEngine, 4, 4),
			PCIE_PORT_DATA_INITIALIZER (GNB_GPP_PORT4_PORT_PRESENT,
							GNB_GPP_PORT4_CHANNEL_TYPE,
							4,
							GNB_GPP_PORT4_HOTPLUG_SUPPORT,
							GNB_GPP_PORT4_SPEED_MODE,
							GNB_GPP_PORT4_SPEED_MODE,
							GNB_GPP_PORT4_LINK_ASPM,
							46)
		},
		/* (PCIe port, Lanes 5, PCI Device Number 5, ...) */
		{
			0,
			PCIE_ENGINE_DATA_INITIALIZER (PciePortEngine, 5, 5),
			PCIE_PORT_DATA_INITIALIZER (GNB_GPP_PORT5_PORT_PRESENT,
							GNB_GPP_PORT5_CHANNEL_TYPE,
							5,
							GNB_GPP_PORT5_HOTPLUG_SUPPORT,
							GNB_GPP_PORT5_SPEED_MODE,
							GNB_GPP_PORT5_SPEED_MODE,
							GNB_GPP_PORT5_LINK_ASPM,
							46)
		},
		/* (PCIe port, Lanes 6, PCI Device Number 6, ...) */
		{
			0,
			PCIE_ENGINE_DATA_INITIALIZER (PciePortEngine, 6, 6),
			PCIE_PORT_DATA_INITIALIZER (GNB_GPP_PORT6_PORT_PRESENT,
							GNB_GPP_PORT6_CHANNEL_TYPE,
							6,
							GNB_GPP_PORT6_HOTPLUG_SUPPORT,
							GNB_GPP_PORT6_SPEED_MODE,
							GNB_GPP_PORT6_SPEED_MODE,
							GNB_GPP_PORT6_LINK_ASPM,
							46)
		},
		/* (PCIe port, Lanes 7, PCI Device Number 7, ...) */
		{
			0,
			PCIE_ENGINE_DATA_INITIALIZER (PciePortEngine, 7, 7),
			PCIE_PORT_DATA_INITIALIZER (GNB_GPP_PORT7_PORT_PRESENT,
							GNB_GPP_PORT7_CHANNEL_TYPE,
							7,
							GNB_GPP_PORT7_HOTPLUG_SUPPORT,
							GNB_GPP_PORT7_SPEED_MODE,
							GNB_GPP_PORT7_SPEED_MODE,
							GNB_GPP_PORT7_LINK_ASPM,
							0)
		},
		/* (PCIe port, Lanes 8, PCI Device Number 8, ...) */
		{
			/* Descriptor flags. IMPORTANT! Terminate last element of array */
			DESCRIPTOR_TERMINATE_LIST,
			PCIE_ENGINE_DATA_INITIALIZER (PciePortEngine, 0, 3),
			PCIE_PORT_DATA_INITIALIZER (GNB_GPP_PORT8_PORT_PRESENT,
							GNB_GPP_PORT8_CHANNEL_TYPE,
							8,
							GNB_GPP_PORT8_HOTPLUG_SUPPORT,
							GNB_GPP_PORT8_SPEED_MODE,
							GNB_GPP_PORT8_SPEED_MODE,
							GNB_GPP_PORT8_LINK_ASPM,
							0)
		}
};

/**
 * @brief Initialize Ddi descriptors
 */
PCIe_DDI_DESCRIPTOR DdiList [] = {
		/* (DDI interface Lanes 8:11, DdA, ...) */
		{
			0,
			PCIE_ENGINE_DATA_INITIALIZER (PcieDdiEngine, 8, 11),
			/* PCIE_DDI_DATA_INITIALIZER (ConnectorTypeDP, Aux1, Hdp1) */
			{ConnectorTypeLvds, Aux1, Hdp1}
		},
		/* (DDI interface Lanes 12:15, DdB, ...) */
		{
			/* Descriptor flags. IMPORTANT! Terminate last element of array */
			DESCRIPTOR_TERMINATE_LIST,
			PCIE_ENGINE_DATA_INITIALIZER (PcieDdiEngine, 12, 15),
			/* PCIE_DDI_DATA_INITIALIZER (ConnectorTypeDP, Aux2, Hdp2) */
			{ConnectorTypeDP, Aux2, Hdp2}
		}
};

PCIe_COMPLEX_DESCRIPTOR Brazos = {
		DESCRIPTOR_TERMINATE_LIST,
		0,
		&PortList[0],
		&DdiList[0]
};

	/**
	 * @brief GNB PCIe topology Porting
	 *
	 * Allocate buffer for
	 * PCIe_COMPLEX_DESCRIPTOR, PCIe_PORT_DESCRIPTOR and PCIe_DDI_DESCRIPTOR
	 */
	AllocHeapParams.RequestedBufferSize =
		sizeof(Brazos) + sizeof(PortList) + sizeof(DdiList);

	AllocHeapParams.BufferHandle = AMD_MEM_MISC_HANDLES_START;
	AllocHeapParams.Persist = HEAP_LOCAL_CACHE;
	Status = HeapAllocateBuffer (&AllocHeapParams, &InitEarly->StdHeader);
	ASSERT(Status == AGESA_SUCCESS);

	BrazosPcieComplexListPtr =
		(PCIe_COMPLEX_DESCRIPTOR *) AllocHeapParams.BufferPtr;

	AllocHeapParams.BufferPtr += sizeof(Brazos);
	BrazosPciePortPtr = (PCIe_PORT_DESCRIPTOR *) AllocHeapParams.BufferPtr;

	AllocHeapParams.BufferPtr += sizeof(PortList);
	BrazosPcieDdiPtr = (PCIe_DDI_DESCRIPTOR *) AllocHeapParams.BufferPtr;

	memcpy(BrazosPcieComplexListPtr, &Brazos, sizeof(Brazos));
	memcpy(BrazosPciePortPtr, &PortList[0], sizeof(PortList));
	memcpy(BrazosPcieDdiPtr, &DdiList[0], sizeof(DdiList));

	((PCIe_COMPLEX_DESCRIPTOR *) BrazosPcieComplexListPtr)->PciePortList =
		(PCIe_PORT_DESCRIPTOR *) BrazosPciePortPtr;
	((PCIe_COMPLEX_DESCRIPTOR *) BrazosPcieComplexListPtr)->DdiLinkList =
		(PCIe_DDI_DESCRIPTOR *) BrazosPcieDdiPtr;

	InitEarly->GnbConfig.PcieComplexList = BrazosPcieComplexListPtr;
	InitEarly->GnbConfig.PsppPolicy = 0;
	return AGESA_SUCCESS;
}

const struct OEM_HOOK OemCustomize = {
	.InitEarly = OemInitEarly,
};