Michael Niewöhner | 0a6c62f | 2019-09-18 16:31:50 +0200 | [diff] [blame] | 1 | chip soc/intel/skylake |
| 2 | |
| 3 | # GPE configuration |
| 4 | # Note that GPE events called out in ASL code rely on this |
| 5 | # route. i.e. If this route changes then the affected GPE |
| 6 | # offset bits also need to be changed. |
| 7 | register "gpe0_dw0" = "GPP_B" |
| 8 | register "gpe0_dw1" = "GPP_D" |
| 9 | register "gpe0_dw2" = "GPP_E" |
| 10 | |
| 11 | register "gen1_dec" = "0x007c0a01" # Super IO SWC |
| 12 | register "gen2_dec" = "0x000c0ca1" # IPMI KCS |
| 13 | register "gen3_dec" = "0x000c03e1" # UART3 |
| 14 | register "gen4_dec" = "0x000c02e1" # UART4 |
| 15 | |
| 16 | # PCIe configuration |
| 17 | # Enable JPCIE1 |
| 18 | register "PcieRpEnable[0]" = "1" |
| 19 | register "PcieRpClkReqSupport[0]" = "0" |
| 20 | |
| 21 | # Enable ASpeed PCI bridge |
| 22 | register "PcieRpEnable[2]" = "1" |
| 23 | register "PcieRpClkReqSupport[2]" = "0" |
| 24 | |
| 25 | # Enable X550T (10GbE) |
| 26 | register "PcieRpEnable[4]" = "1" |
| 27 | register "PcieRpClkReqSupport[4]" = "0" |
| 28 | |
| 29 | # Enable M.2 |
| 30 | register "PcieRpEnable[8]" = "1" |
| 31 | register "PcieRpClkReqSupport[8]" = "0" |
| 32 | |
Michael Niewöhner | 6238563 | 2019-09-23 14:38:41 +0200 | [diff] [blame^] | 33 | # FIXME: find out why FSP crashes without this |
| 34 | register "PchHdaVcType" = "Vc1" |
| 35 | |
Michael Niewöhner | 0a6c62f | 2019-09-18 16:31:50 +0200 | [diff] [blame] | 36 | device domain 0 on |
| 37 | device pci 01.0 on end # unused |
| 38 | device pci 01.1 on # PCIE Slot (JPCIE1) |
| 39 | smbios_slot_desc "SlotTypePciExpressGen3X8" "SlotLengthShort" "CPU SLOT6 PCI-E 3.0 X8" "SlotDataBusWidth4X" |
| 40 | end |
| 41 | device pci 1c.0 on # PCI Express Port 1 (Slot JPCIE1) |
| 42 | smbios_slot_desc "SlotTypePciExpressGen3X4" "SlotLengthLong" "PCH SLOT4 PCI-E 3.0 X2(IN X4)" "SlotDataBusWidth2X" |
| 43 | end |
| 44 | device pci 1c.2 on # PCI Express Port 3 |
| 45 | device pci 00.0 on # Aspeed PCI Bridge |
| 46 | device pci 00.0 on end # Aspeed 2400 VGA |
| 47 | end |
| 48 | end |
| 49 | device pci 1c.4 on # PCI Express Port 5 |
| 50 | device pci 00.0 on end # 10GbE |
| 51 | device pci 00.1 on end # 10GbE |
| 52 | end |
| 53 | device pci 1d.0 on # PCI Express Port 9 |
| 54 | smbios_slot_desc "SlotTypeM2Socket3" "SlotLengthOther" "M.2 2280" "SlotDataBusWidth4X" |
| 55 | end |
| 56 | device pci 1f.0 on # LPC Interface |
| 57 | chip drivers/ipmi |
| 58 | # On cold boot it takes a while for the BMC to start the IPMI service |
| 59 | register "wait_for_bmc" = "1" |
| 60 | register "bmc_boot_timeout" = "60" |
| 61 | device pnp ca2.0 on end # IPMI KCS |
| 62 | end |
| 63 | chip superio/common |
| 64 | device pnp 2e.0 on |
| 65 | chip superio/aspeed/ast2400 |
| 66 | device pnp 2e.2 on # SUART1 |
| 67 | io 0x60 = 0x3f8 |
| 68 | irq 0x70 = 4 |
| 69 | end |
| 70 | device pnp 2e.3 on # SUART2 |
| 71 | io 0x60 = 0x2f8 |
| 72 | irq 0x70 = 3 |
| 73 | end |
| 74 | device pnp 2e.4 on # SWC |
| 75 | io 0x60 = 0xa00 |
| 76 | io 0x62 = 0xa10 |
| 77 | io 0x64 = 0xa20 |
| 78 | io 0x66 = 0xa30 |
| 79 | irq 0x70 = 0xb |
| 80 | end |
| 81 | device pnp 2e.5 on # Keyboard |
| 82 | io 0x60 = 0x60 |
| 83 | io 0x62 = 0x64 |
| 84 | irq 0x70 = 1 |
| 85 | irq 0x72 = 0xc |
| 86 | end |
| 87 | device pnp 2e.7 on end # GPIO |
| 88 | device pnp 2e.b on # SUART3 |
| 89 | io 0x60 = 0x3e8 |
| 90 | irq 0x70 = 4 |
| 91 | end |
| 92 | device pnp 2e.c on # SUART4 |
| 93 | io 0x60 = 0x2e8 |
| 94 | irq 0x70 = 3 |
| 95 | end |
| 96 | device pnp 2e.d on end # iLPC2AHB |
| 97 | device pnp 2e.e on # Mailbox |
| 98 | io 0x60 = 0xa40 |
| 99 | irq 0x70 = 0x00 |
| 100 | end |
| 101 | end |
| 102 | end |
| 103 | end |
| 104 | end |
| 105 | end |
| 106 | end |