Damien Zammit | f7060f1 | 2015-11-14 00:59:21 +1100 | [diff] [blame] | 1 | /* |
| 2 | * This file is part of the coreboot project. |
| 3 | * |
| 4 | * Copyright (C) 2007-2009 coresystems GmbH |
| 5 | * Copyright (C) 2015 Damien Zammit <damien@zamaudio.com> |
| 6 | * |
| 7 | * This program is free software; you can redistribute it and/or modify |
| 8 | * it under the terms of the GNU General Public License as published by |
| 9 | * the Free Software Foundation; version 2 of the License. |
| 10 | * |
| 11 | * This program is distributed in the hope that it will be useful, |
| 12 | * but WITHOUT ANY WARRANTY; without even the implied warranty of |
| 13 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
| 14 | * GNU General Public License for more details. |
| 15 | */ |
| 16 | |
| 17 | #include <console/console.h> |
| 18 | #include <arch/io.h> |
| 19 | #include <stdint.h> |
| 20 | #include <device/device.h> |
| 21 | #include <device/pci.h> |
| 22 | #include <device/pci_ids.h> |
| 23 | #include <device/hypertransport.h> |
| 24 | #include <stdlib.h> |
| 25 | #include <string.h> |
| 26 | #include <cpu/cpu.h> |
| 27 | #include <boot/tables.h> |
| 28 | #include <arch/acpi.h> |
| 29 | #include <cbmem.h> |
| 30 | #include <northbridge/intel/pineview/pineview.h> |
| 31 | |
Damien Zammit | 51fdb92 | 2016-01-18 18:34:52 +1100 | [diff] [blame^] | 32 | /* Reserve everything between A segment and 1MB: |
Damien Zammit | f7060f1 | 2015-11-14 00:59:21 +1100 | [diff] [blame] | 33 | * |
| 34 | * 0xa0000 - 0xbffff: legacy VGA |
Damien Zammit | 51fdb92 | 2016-01-18 18:34:52 +1100 | [diff] [blame^] | 35 | * 0xc0000 - 0xcffff: VGA OPROM (needed by kernel) |
| 36 | * 0xe0000 - 0xfffff: SeaBIOS, if used, otherwise DMI |
Damien Zammit | f7060f1 | 2015-11-14 00:59:21 +1100 | [diff] [blame] | 37 | */ |
| 38 | static const int legacy_hole_base_k = 0xa0000 / 1024; |
| 39 | static const int legacy_hole_size_k = 128; |
| 40 | |
Damien Zammit | 51fdb92 | 2016-01-18 18:34:52 +1100 | [diff] [blame^] | 41 | static void add_fixed_resources(device_t dev, int index) |
| 42 | { |
| 43 | struct resource *resource; |
| 44 | |
| 45 | resource = new_resource(dev, index++); |
| 46 | resource->base = (resource_t) 0xfed00000; |
| 47 | resource->size = (resource_t) 0x00100000; |
| 48 | resource->flags = IORESOURCE_MEM | IORESOURCE_RESERVE | |
| 49 | IORESOURCE_FIXED | IORESOURCE_STORED | IORESOURCE_ASSIGNED; |
| 50 | |
| 51 | mmio_resource(dev, index++, legacy_hole_base_k, |
| 52 | (0xc0000 >> 10) - legacy_hole_base_k); |
| 53 | reserved_ram_resource(dev, index++, 0xc0000 >> 10, |
| 54 | (0x100000 - 0xc0000) >> 10); |
| 55 | } |
| 56 | |
Damien Zammit | f7060f1 | 2015-11-14 00:59:21 +1100 | [diff] [blame] | 57 | static void mch_domain_read_resources(device_t dev) |
| 58 | { |
| 59 | u64 tom, touud; |
Damien Zammit | 51fdb92 | 2016-01-18 18:34:52 +1100 | [diff] [blame^] | 60 | u32 tomk, tolud, tseg_sizek; |
Damien Zammit | f7060f1 | 2015-11-14 00:59:21 +1100 | [diff] [blame] | 61 | u32 pcie_config_base, pcie_config_size; |
Damien Zammit | 51fdb92 | 2016-01-18 18:34:52 +1100 | [diff] [blame^] | 62 | u16 index; |
| 63 | const u32 top32memk = 4 * (GiB / KiB); |
| 64 | |
| 65 | index = 3; |
Damien Zammit | f7060f1 | 2015-11-14 00:59:21 +1100 | [diff] [blame] | 66 | |
| 67 | pci_domain_read_resources(dev); |
| 68 | |
| 69 | /* Top of Upper Usable DRAM, including remap */ |
Damien Zammit | 02f4764 | 2016-01-18 16:37:41 +1100 | [diff] [blame] | 70 | touud = pci_read_config16(dev, TOUUD); |
Damien Zammit | f7060f1 | 2015-11-14 00:59:21 +1100 | [diff] [blame] | 71 | touud <<= 20; |
| 72 | |
| 73 | /* Top of Lower Usable DRAM */ |
Damien Zammit | 02f4764 | 2016-01-18 16:37:41 +1100 | [diff] [blame] | 74 | tolud = pci_read_config16(dev, TOLUD) & 0xfff0; |
Damien Zammit | f7060f1 | 2015-11-14 00:59:21 +1100 | [diff] [blame] | 75 | tolud <<= 16; |
| 76 | |
| 77 | /* Top of Memory - does not account for any UMA */ |
Damien Zammit | 02f4764 | 2016-01-18 16:37:41 +1100 | [diff] [blame] | 78 | tom = pci_read_config16(dev, TOM) & 0x1ff; |
Damien Zammit | f7060f1 | 2015-11-14 00:59:21 +1100 | [diff] [blame] | 79 | tom <<= 27; |
| 80 | |
Damien Zammit | 51fdb92 | 2016-01-18 18:34:52 +1100 | [diff] [blame^] | 81 | printk(BIOS_DEBUG, "TOUUD 0x%llx TOLUD 0x%08x TOM 0x%llx ", |
Damien Zammit | f7060f1 | 2015-11-14 00:59:21 +1100 | [diff] [blame] | 82 | touud, tolud, tom); |
| 83 | |
| 84 | tomk = tolud >> 10; |
| 85 | |
Damien Zammit | f7060f1 | 2015-11-14 00:59:21 +1100 | [diff] [blame] | 86 | /* Graphics memory */ |
Damien Zammit | 51fdb92 | 2016-01-18 18:34:52 +1100 | [diff] [blame^] | 87 | const u16 ggc = pci_read_config16(dev, GGC); |
Damien Zammit | f7060f1 | 2015-11-14 00:59:21 +1100 | [diff] [blame] | 88 | const u32 gms_sizek = decode_igd_memory_size((ggc >> 4) & 0xf); |
| 89 | printk(BIOS_DEBUG, "%uM UMA", gms_sizek >> 10); |
| 90 | tomk -= gms_sizek; |
| 91 | |
| 92 | /* GTT Graphics Stolen Memory Size (GGMS) */ |
| 93 | const u32 gsm_sizek = decode_igd_gtt_size((ggc >> 8) & 0xf); |
| 94 | printk(BIOS_DEBUG, " and %uM GTT\n", gsm_sizek >> 10); |
| 95 | tomk -= gsm_sizek; |
| 96 | |
Damien Zammit | 51fdb92 | 2016-01-18 18:34:52 +1100 | [diff] [blame^] | 97 | const u32 tseg_basek = pci_read_config32(dev, TSEG) >> 10; |
| 98 | const u32 igd_basek = pci_read_config32(dev, GBSM) >> 10; |
| 99 | const u32 gtt_basek = pci_read_config32(dev, BGSM) >> 10; |
Damien Zammit | f7060f1 | 2015-11-14 00:59:21 +1100 | [diff] [blame] | 100 | |
Damien Zammit | 51fdb92 | 2016-01-18 18:34:52 +1100 | [diff] [blame^] | 101 | /* Subtract TSEG size */ |
| 102 | tseg_sizek = gtt_basek - tseg_basek; |
| 103 | tomk -= tseg_sizek; |
Damien Zammit | f7060f1 | 2015-11-14 00:59:21 +1100 | [diff] [blame] | 104 | |
| 105 | /* Report the memory regions */ |
Damien Zammit | 51fdb92 | 2016-01-18 18:34:52 +1100 | [diff] [blame^] | 106 | ram_resource(dev, index++, 0, 640); |
| 107 | ram_resource(dev, index++, 768, tomk - 768); |
| 108 | reserved_ram_resource(dev, index++, tseg_basek, tseg_sizek); |
| 109 | reserved_ram_resource(dev, index++, gtt_basek, gsm_sizek); |
| 110 | reserved_ram_resource(dev, index++, igd_basek, gms_sizek); |
Damien Zammit | f7060f1 | 2015-11-14 00:59:21 +1100 | [diff] [blame] | 111 | |
| 112 | /* |
Damien Zammit | 51fdb92 | 2016-01-18 18:34:52 +1100 | [diff] [blame^] | 113 | * If > 4GB installed then memory from TOLUD to 4GB |
Damien Zammit | f7060f1 | 2015-11-14 00:59:21 +1100 | [diff] [blame] | 114 | * is remapped above TOM, TOUUD will account for both |
| 115 | */ |
| 116 | touud >>= 10; /* Convert to KB */ |
Damien Zammit | 51fdb92 | 2016-01-18 18:34:52 +1100 | [diff] [blame^] | 117 | if (touud > top32memk) { |
| 118 | ram_resource(dev, index++, top32memk, touud - top32memk); |
Damien Zammit | f7060f1 | 2015-11-14 00:59:21 +1100 | [diff] [blame] | 119 | printk(BIOS_INFO, "Available memory above 4GB: %lluM\n", |
Damien Zammit | 51fdb92 | 2016-01-18 18:34:52 +1100 | [diff] [blame^] | 120 | (touud - top32memk) >> 10); |
Damien Zammit | f7060f1 | 2015-11-14 00:59:21 +1100 | [diff] [blame] | 121 | } |
| 122 | |
Damien Zammit | f7060f1 | 2015-11-14 00:59:21 +1100 | [diff] [blame] | 123 | if (decode_pciebar(&pcie_config_base, &pcie_config_size)) { |
| 124 | printk(BIOS_DEBUG, "Adding PCIe config bar base=0x%08x " |
Damien Zammit | 51fdb92 | 2016-01-18 18:34:52 +1100 | [diff] [blame^] | 125 | "size=0x%x\n", pcie_config_base, pcie_config_size); |
| 126 | fixed_mem_resource(dev, index++, pcie_config_base >> 10, |
Damien Zammit | f7060f1 | 2015-11-14 00:59:21 +1100 | [diff] [blame] | 127 | pcie_config_size >> 10, IORESOURCE_RESERVE); |
| 128 | } |
| 129 | |
Damien Zammit | 51fdb92 | 2016-01-18 18:34:52 +1100 | [diff] [blame^] | 130 | add_fixed_resources(dev, index); |
| 131 | |
Damien Zammit | f7060f1 | 2015-11-14 00:59:21 +1100 | [diff] [blame] | 132 | set_top_of_ram(tomk << 10); |
| 133 | } |
| 134 | |
| 135 | static void mch_domain_set_resources(device_t dev) |
| 136 | { |
Damien Zammit | 51fdb92 | 2016-01-18 18:34:52 +1100 | [diff] [blame^] | 137 | struct resource *res; |
Damien Zammit | f7060f1 | 2015-11-14 00:59:21 +1100 | [diff] [blame] | 138 | |
Damien Zammit | 51fdb92 | 2016-01-18 18:34:52 +1100 | [diff] [blame^] | 139 | for (res = dev->resource_list; res; res = res->next) |
| 140 | report_resource_stored(dev, res, ""); |
Damien Zammit | f7060f1 | 2015-11-14 00:59:21 +1100 | [diff] [blame] | 141 | |
| 142 | assign_resources(dev->link_list); |
| 143 | } |
| 144 | |
| 145 | static void mch_domain_init(device_t dev) |
| 146 | { |
| 147 | u32 reg32; |
| 148 | |
| 149 | /* Enable SERR */ |
| 150 | reg32 = pci_read_config32(dev, PCI_COMMAND); |
| 151 | reg32 |= PCI_COMMAND_SERR; |
| 152 | pci_write_config32(dev, PCI_COMMAND, reg32); |
| 153 | } |
| 154 | |
| 155 | static struct device_operations pci_domain_ops = { |
| 156 | .read_resources = mch_domain_read_resources, |
| 157 | .set_resources = mch_domain_set_resources, |
Damien Zammit | f7060f1 | 2015-11-14 00:59:21 +1100 | [diff] [blame] | 158 | .init = mch_domain_init, |
| 159 | .scan_bus = pci_domain_scan_bus, |
| 160 | .ops_pci_bus = pci_bus_default_ops, |
| 161 | }; |
| 162 | |
| 163 | static void cpu_bus_init(device_t dev) |
| 164 | { |
| 165 | initialize_cpus(dev->link_list); |
| 166 | } |
| 167 | |
| 168 | static struct device_operations cpu_bus_ops = { |
| 169 | .read_resources = DEVICE_NOOP, |
| 170 | .set_resources = DEVICE_NOOP, |
| 171 | .enable_resources = DEVICE_NOOP, |
| 172 | .init = cpu_bus_init, |
Damien Zammit | f7060f1 | 2015-11-14 00:59:21 +1100 | [diff] [blame] | 173 | }; |
| 174 | |
| 175 | |
| 176 | static void enable_dev(device_t dev) |
| 177 | { |
| 178 | /* Set the operations if it is a special bus type */ |
| 179 | if (dev->path.type == DEVICE_PATH_DOMAIN) { |
| 180 | dev->ops = &pci_domain_ops; |
| 181 | #if CONFIG_HAVE_ACPI_RESUME |
| 182 | switch (pci_read_config32(dev_find_slot(0, PCI_DEVFN(0, 0)), /*D0F0_SKPD*/0xdc)) { |
| 183 | case SKPAD_NORMAL_BOOT_MAGIC: |
| 184 | printk(BIOS_DEBUG, "Normal boot.\n"); |
| 185 | acpi_slp_type=0; |
| 186 | break; |
| 187 | case SKPAD_ACPI_S3_MAGIC: |
| 188 | printk(BIOS_DEBUG, "S3 Resume.\n"); |
| 189 | acpi_slp_type=3; |
| 190 | break; |
| 191 | default: |
| 192 | printk(BIOS_DEBUG, "Unknown boot method, assuming normal.\n"); |
| 193 | acpi_slp_type=0; |
| 194 | break; |
| 195 | } |
| 196 | #endif |
| 197 | } else if (dev->path.type == DEVICE_PATH_CPU_CLUSTER) { |
| 198 | dev->ops = &cpu_bus_ops; |
| 199 | } |
| 200 | } |
| 201 | |
Damien Zammit | f7060f1 | 2015-11-14 00:59:21 +1100 | [diff] [blame] | 202 | struct chip_operations northbridge_intel_pineview_ops = { |
| 203 | CHIP_NAME("Intel Pineview Northbridge") |
| 204 | .enable_dev = enable_dev, |
Damien Zammit | f7060f1 | 2015-11-14 00:59:21 +1100 | [diff] [blame] | 205 | }; |