blob: 4bcad748d227515d7029827e2b2f38d7b883afc1 [file] [log] [blame]
Patrick Georgiac959032020-05-05 22:49:26 +02001/* SPDX-License-Identifier: GPL-2.0-only */
Nitheesh Sekar20e75872018-09-14 11:24:10 +05302
Nitheesh Sekar717050d2018-09-16 16:16:42 +05303#include <symbols.h>
Nitheesh Sekar20e75872018-09-14 11:24:10 +05304#include <device/device.h>
Nitheesh Sekar717050d2018-09-16 16:16:42 +05305#include <soc/mmu.h>
6#include <soc/symbols.h>
Nitheesh Sekar20e75872018-09-14 11:24:10 +05307
8static void soc_read_resources(struct device *dev)
9{
Kyösti Mälkki27d62992022-05-24 20:25:58 +030010 ram_resource_kb(dev, 0, (uintptr_t)_dram / KiB, (1 * GiB) / KiB);
11 reserved_ram_resource_kb(dev, 1, (uintptr_t)_dram_reserved / KiB,
Nitheesh Sekar717050d2018-09-16 16:16:42 +053012 REGION_SIZE(dram_reserved) / KiB);
Nitheesh Sekar20e75872018-09-14 11:24:10 +053013}
14
15static void soc_init(struct device *dev)
16{
17
18}
19
20static struct device_operations soc_ops = {
21 .read_resources = soc_read_resources,
22 .init = soc_init,
23};
24
25static void enable_soc_dev(struct device *dev)
26{
27 dev->ops = &soc_ops;
28}
29
30struct chip_operations soc_qualcomm_qcs405_ops = {
31 CHIP_NAME("SOC Qualcomm QCS405")
32 .enable_dev = enable_soc_dev,
33};