Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 23f38cd05c05ed1876febfa59b652cd7171027ca / . / src / southbridge / amd / sr5650 / Makefile.inc
blob: 3c17be07c05cea541114ab2ba2ac779bab2bc406 [file] [log] [blame]
Patrick Georgi23f38cd2012-11-16 14:50:32 +0100[diff] [blame^]1ramstage-y += sr5650.c
2ramstage-y += pcie.c
3ramstage-y += ht.c
efdesign9800c8c4a2011-07-20 12:37:58 -0600[diff] [blame]4
5romstage-y += early_setup.c