Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
23f38cd05c05ed1876febfa59b652cd7171027ca
/
.
/
src
/
southbridge
/
amd
/
sr5650
/
Makefile.inc
blob: 3c17be07c05cea541114ab2ba2ac779bab2bc406 [
file
] [
log
] [
blame
]
Patrick Georgi
23f38cd
2012-11-16 14:50:32 +0100
[
diff
] [
blame^
]
1
ramstage
-
y
+=
sr5650
.
c
2
ramstage
-
y
+=
pcie
.
c
3
ramstage
-
y
+=
ht
.
c
efdesign98
00c8c4a
2011-07-20 12:37:58 -0600
[
diff
] [
blame
]
4
5
romstage
-
y
+=
early_setup
.
c