blob: b93bfadcfc6351de15a5ed6307f13b6a68d7d403 [file] [log] [blame]
Siyuan Wang8ff97b22012-10-28 18:19:38 +08001#
2# This file is part of the coreboot project.
3#
4# Copyright (C) 2011 - 2012 Advanced Micro Devices, Inc.
5#
6# This program is free software; you can redistribute it and/or modify
7# it under the terms of the GNU General Public License as published by
8# the Free Software Foundation; version 2 of the License.
9#
10# This program is distributed in the hope that it will be useful,
11# but WITHOUT ANY WARRANTY; without even the implied warranty of
12# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13# GNU General Public License for more details.
14#
15# You should have received a copy of the GNU General Public License
16# along with this program; if not, write to the Free Software
17# Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
18#
19
20if BOARD_SUPERMICRO_H8SCM
21
22config BOARD_SPECIFIC_OPTIONS
23 def_bool y
24 select ARCH_X86
25 select CPU_AMD_AGESA_FAMILY15
26 select CPU_AMD_SOCKET_C32
27 select NORTHBRIDGE_AMD_AGESA_FAMILY15_ROOT_COMPLEX
28 select NORTHBRIDGE_AMD_AGESA_FAMILY15
29 select NORTHBRIDGE_AMD_CIMX_RD890
30 select SOUTHBRIDGE_AMD_CIMX_SB700
31 select SUPERIO_WINBOND_W83627DHG
32 select SUPERIO_NUVOTON_WPCM450
33 select DRIVERS_I2C_W83795
34 select HAVE_OPTION_TABLE
35 select HAVE_PIRQ_TABLE
36 select HAVE_MP_TABLE
37 select HAVE_HARD_RESET
38 select SERIAL_CPU_INIT
39 select HAVE_ACPI_TABLES
40 select BOARD_ROMSIZE_KB_4096
Siyuan Wang8ff97b22012-10-28 18:19:38 +080041
42config MAINBOARD_DIR
43 string
44 default supermicro/h8scm
45
46config MAINBOARD_PART_NUMBER
47 string
48 default "H8SCM"
49
50config HW_MEM_HOLE_SIZEK
51 hex
52 default 0x200000
53
54config MAX_CPUS
55 int
56 default 64
57
58config MAX_PHYSICAL_CPUS
59 int
60 default 16
61
Zheng Bao105da502013-01-05 12:17:46 +080062config CPU_ADDR_BITS
63 int
64 default 36 # TODO: Set it conservatively to match both fam10 & 15
65
Siyuan Wang8ff97b22012-10-28 18:19:38 +080066config HW_MEM_HOLE_SIZE_AUTO_INC
67 bool
68 default n
69
70config MEM_TRAIN_SEQ
71 int
72 default 2
73
74config IRQ_SLOT_COUNT
75 int
76 default 11
77
78config RAMTOP
79 hex
80 default 0x1000000
81
82config HEAP_SIZE
83 hex
84 default 0xc0000
85
86config STACK_SIZE
87 hex
88 default 0x10000
89
90config RAMBASE
91 hex
92 default 0x200000
93
94config SIO_PORT
95 hex
96 default 0x164E
97 help
98 though UARTs are on the NUVOTON BMC, port 0x164E
99 PS2 keyboard and mouse are on SUPERIO_WINBOND_W83627DHG, port 0x2E
100
101config DRIVERS_PS2_KEYBOARD
102 bool
103 default y
104
105config WARNINGS_ARE_ERRORS
106 bool
107 default n
108
109config ONBOARD_VGA_IS_PRIMARY
110 bool
111 default y
112
113config VGA_BIOS
114 bool
115 default n
116
117config VGA_BIOS_ID
118 string
119 depends on VGA_BIOS
120 default "102b,0532"
121
122endif # BOARD_SUPERMICRO_H8SCM_FAM15